summaryrefslogtreecommitdiff
path: root/src/python/m5/objects/Ethernet.py
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2007-03-26 18:40:30 -0400
committerAli Saidi <saidi@eecs.umich.edu>2007-03-26 18:40:30 -0400
commit01ac962a06ba0a668d35218e3d97f154a11012c3 (patch)
treec98c50371ce852dec830131a5e3585e36ac53a79 /src/python/m5/objects/Ethernet.py
parent4e0ec56868d313d21385c5550e5ceba79268151f (diff)
parente8dc1723ee132f3bc1cb9bb74c0cb0f3e9051cc2 (diff)
downloadgem5-01ac962a06ba0a668d35218e3d97f154a11012c3.tar.xz
Merge zizzer:/bk/newmem
into zeep.pool:/z/saidi/work/m5.newmem --HG-- extra : convert_revision : 4b60e96e8dc9c69842514e29925ec1931597ddb4
Diffstat (limited to 'src/python/m5/objects/Ethernet.py')
-rw-r--r--src/python/m5/objects/Ethernet.py9
1 files changed, 8 insertions, 1 deletions
diff --git a/src/python/m5/objects/Ethernet.py b/src/python/m5/objects/Ethernet.py
index a52e35511..bfe30950c 100644
--- a/src/python/m5/objects/Ethernet.py
+++ b/src/python/m5/objects/Ethernet.py
@@ -67,7 +67,14 @@ if build_env['ALPHA_TLASER']:
class IGbE(PciDevice):
type = 'IGbE'
- hardware_address = Param.EthernetAddr(NextEthernetAddr, "Ethernet Hardware Address")
+ hardware_address = Param.String("Ethernet Hardware Address")
+ use_flow_control = Param.Bool(False, "Should we use xon/xoff flow contorl (UNIMPLMENTD)")
+ rx_fifo_size = Param.MemorySize('384kB', "Size of the rx FIFO")
+ tx_fifo_size = Param.MemorySize('384kB', "Size of the tx FIFO")
+ rx_desc_cache_size = Param.Int(64, "Number of enteries in the rx descriptor cache")
+ tx_desc_cache_size = Param.Int(64, "Number of enteries in the rx descriptor cache")
+ clock = Param.Clock('500MHz', "Clock speed of the device")
+
class IGbEPciData(PciConfigData):
VendorID = 0x8086