summaryrefslogtreecommitdiff
path: root/src/python/m5/simulate.py
diff options
context:
space:
mode:
authorJavier Bueno <javier.bueno@metempsy.com>2018-12-05 17:27:48 +0100
committerJavier Bueno Hedo <javier.bueno@metempsy.com>2019-02-12 14:06:19 +0000
commit626e8faf42db0c75a9f8d054487c411f7d35ccd4 (patch)
treeadab9929ef1f06de6be88e3c4f39bcfa362adb7b /src/python/m5/simulate.py
parent9d4d620ef10eee49091244ec846cbc19a24ab411 (diff)
downloadgem5-626e8faf42db0c75a9f8d054487c411f7d35ccd4.tar.xz
mem-cache: Irregular Stream Buffer Prefetcher
Based in the description of the following publication: Akanksha Jain and Calvin Lin. 2013. Linearizing irregular memory accesses for improved correlated prefetching. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46). ACM, New York, NY, USA, 247-259. Change-Id: Ibeb6abc93ca40ad634df6ed5cf8becb0a49d1165 Reviewed-on: https://gem5-review.googlesource.com/c/15215 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br>
Diffstat (limited to 'src/python/m5/simulate.py')
0 files changed, 0 insertions, 0 deletions