summaryrefslogtreecommitdiff
path: root/src/python/m5
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2015-07-07 09:51:04 +0100
committerAndreas Sandberg <andreas.sandberg@arm.com>2015-07-07 09:51:04 +0100
commitd5f5fbb855e8de8c64444dd02f0ed7c27866578c (patch)
tree802cb9d3cbae2de72b890b93166ddaf5b79dfaaa /src/python/m5
parente9c3d59aae58f8fcf77ce5cf4b985dc9e2a90de2 (diff)
downloadgem5-d5f5fbb855e8de8c64444dd02f0ed7c27866578c.tar.xz
sim: Move mem(Writeback|Invalidate) to SimObject
The memWriteback() and memInvalidate() calls used to live in the Serializable interface. In this series of patches, the Serializable interface will be redesigned to make serialization independent of the object graph and always work on the entire simulator. This means that the Serialization interface won't be useful to perform maintenance of the caches in a sub-graph of the entire SimObject graph. This changeset moves these memory maintenance methods to the SimObject interface instead.
Diffstat (limited to 'src/python/m5')
-rw-r--r--src/python/m5/SimObject.py2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/python/m5/SimObject.py b/src/python/m5/SimObject.py
index 4a509e57d..26463f644 100644
--- a/src/python/m5/SimObject.py
+++ b/src/python/m5/SimObject.py
@@ -922,6 +922,8 @@ class SimObject(object):
void init();
void loadState(CheckpointIn &cp);
void initState();
+ void memInvalidate();
+ void memWriteback();
void regStats();
void resetStats();
void regProbePoints();