summaryrefslogtreecommitdiff
path: root/src/python/pybind11
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2017-01-30 12:00:21 +0000
committerAndreas Sandberg <andreas.sandberg@arm.com>2017-05-02 12:37:32 +0000
commit31c8de306109f0fc3af6ad44aa474d86ba2f05f1 (patch)
tree62db84693606ca0b2cd76bb39a444181c6facd3f /src/python/pybind11
parentb046be6858c0a9ea3df48ff77481577226dcd8e8 (diff)
downloadgem5-31c8de306109f0fc3af6ad44aa474d86ba2f05f1.tar.xz
python: Remove SWIG
Remove SWIG-specific Python code. Change-Id: If1d1b253d84021c9a8f9a64027ea7a94f2336dff Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Andreas Hansson <andreas.hansson@arm.com> Reviewed-by: Curtis Dunham <curtis.dunham@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2922 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Tony Gutierrez <anthony.gutierrez@amd.com>
Diffstat (limited to 'src/python/pybind11')
-rw-r--r--src/python/pybind11/pyobject.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/python/pybind11/pyobject.cc b/src/python/pybind11/pyobject.cc
index fe0ecba78..3b6f54982 100644
--- a/src/python/pybind11/pyobject.cc
+++ b/src/python/pybind11/pyobject.cc
@@ -80,7 +80,7 @@ lookupEthPort(SimObject *so, const std::string &name, int i)
#endif
/**
- * Connect the described MemObject ports. Called from Python via SWIG.
+ * Connect the described MemObject ports. Called from Python.
* The indices i1 & i2 will be -1 for regular ports, >= 0 for vector ports.
* SimObject1 is the master, and SimObject2 is the slave
*/