summaryrefslogtreecommitdiff
path: root/src/python/swig/core.i
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2008-06-13 01:59:10 -0400
committerSteve Reinhardt <stever@gmail.com>2008-06-13 01:59:10 -0400
commitdace77dc4a9fd95650cb4fe967fe28179672d9a3 (patch)
tree76b4b2ac37d5e41d9a959e7839b9d5ed85952308 /src/python/swig/core.i
parentcaccbd1edcacc82a952429950fcd4314b86b5b89 (diff)
parent7e6728450fb7bb430f3fb96143cf3bc634407213 (diff)
downloadgem5-dace77dc4a9fd95650cb4fe967fe28179672d9a3.tar.xz
Automated merge with ssh://m5sim.org//repo/m5
Diffstat (limited to 'src/python/swig/core.i')
-rw-r--r--src/python/swig/core.i4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/python/swig/core.i b/src/python/swig/core.i
index 770765ca4..567eff591 100644
--- a/src/python/swig/core.i
+++ b/src/python/swig/core.i
@@ -39,6 +39,8 @@
#include "sim/startup.hh"
extern const char *compileDate;
+extern const char *hgRev;
+extern const char *hgDate;
%}
%include "stdint.i"
@@ -51,6 +53,8 @@ void SimStartup();
void doExitCleanup();
char *compileDate;
+char *hgRev;
+char *hgDate;
void setClockFrequency(Tick ticksPerSecond);