summaryrefslogtreecommitdiff
path: root/src/python/swig/pyobject.cc
diff options
context:
space:
mode:
authorBrandon Potter <brandon.potter@amd.com>2016-11-09 14:27:37 -0600
committerBrandon Potter <brandon.potter@amd.com>2016-11-09 14:27:37 -0600
commit7a8dda49a4ec33be17bbd101ebd68e02562b9c3d (patch)
tree98b3bb80b66ebe424af78671c604bf0483f3db2d /src/python/swig/pyobject.cc
parent63bb17e4bd1d37aa22a87a9614957ce1302f95a9 (diff)
downloadgem5-7a8dda49a4ec33be17bbd101ebd68e02562b9c3d.tar.xz
style: [patch 1/22] use /r/3648/ to reorganize includes
Diffstat (limited to 'src/python/swig/pyobject.cc')
-rw-r--r--src/python/swig/pyobject.cc7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/python/swig/pyobject.cc b/src/python/swig/pyobject.cc
index dc3a48643..07a2ef864 100644
--- a/src/python/swig/pyobject.cc
+++ b/src/python/swig/pyobject.cc
@@ -35,13 +35,16 @@
#include "base/inifile.hh"
#include "base/output.hh"
#include "config/the_isa.hh"
+
#if THE_ISA != NULL_ISA
#include "dev/net/etherdevice.hh"
#include "dev/net/etherobject.hh"
+
#endif
-#include "mem/ruby/slicc_interface/AbstractController.hh"
-#include "mem/mem_object.hh"
#include "python/swig/pyobject.hh"
+
+#include "mem/mem_object.hh"
+#include "mem/ruby/slicc_interface/AbstractController.hh"
#include "sim/full_system.hh"
#include "sim/sim_object.hh"