summaryrefslogtreecommitdiff
path: root/src/sim/ClockDomain.py
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2015-12-17 17:07:22 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2015-12-17 17:07:22 -0500
commit219f1c1a7fb1939f5a65fb692f399220d90dc056 (patch)
tree1c04efbf632d27cccbb0d775d3b48c06acb812a7 /src/sim/ClockDomain.py
parent97887eb6dc9e548c9b5719727fd4783ef157917c (diff)
downloadgem5-219f1c1a7fb1939f5a65fb692f399220d90dc056.tar.xz
configs: Make the default memtest behaviour more complex
Add functional and uncacheable accesses by default.
Diffstat (limited to 'src/sim/ClockDomain.py')
0 files changed, 0 insertions, 0 deletions