diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2011-10-30 00:32:54 -0700 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2011-10-30 00:32:54 -0700 |
commit | 5b433568f05c6f1b093628c2a90f8383abfc1168 (patch) | |
tree | bac68683155956bf1a71697f71c810a6a37414f0 /src/sim/SConscript | |
parent | ca36c01f7e515d8042b141c7912e0f090b121e6e (diff) | |
download | gem5-5b433568f05c6f1b093628c2a90f8383abfc1168.tar.xz |
SE/FS: Build the base process class in FS.
Diffstat (limited to 'src/sim/SConscript')
-rw-r--r-- | src/sim/SConscript | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/sim/SConscript b/src/sim/SConscript index 041c3ac10..d9d8ded24 100644 --- a/src/sim/SConscript +++ b/src/sim/SConscript @@ -48,8 +48,10 @@ Source('simulate.cc') Source('stat_control.cc') if env['TARGET_ISA'] != 'no': + SimObject('Process.py') SimObject('System.py') Source('faults.cc') + Source('process.cc') Source('pseudo_inst.cc') Source('system.cc') @@ -57,9 +59,7 @@ if env['FULL_SYSTEM']: Source('arguments.cc') elif env['TARGET_ISA'] != 'no': Source('tlb.cc') - SimObject('Process.py') - Source('process.cc') Source('syscall_emul.cc') DebugFlag('Checkpoint') |