summaryrefslogtreecommitdiff
path: root/src/sim/SConscript
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2019-03-07 00:45:09 -0800
committerGabe Black <gabeblack@google.com>2019-03-15 18:38:35 +0000
commit993c26938cb73239838893e3f5e46635392ea488 (patch)
tree9fdc5b947df798923263c7c8d30327cd5ef73383 /src/sim/SConscript
parent6e8be00dff5717ba6bd066749d1847ea48680878 (diff)
downloadgem5-993c26938cb73239838893e3f5e46635392ea488.tar.xz
mem: Move the Port base class into sim.
The Port class is going to be officially used for more than just memory system connections. Change-Id: I493e721f99051865c5f0c06946a2303ff723c2af Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/17036 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/sim/SConscript')
-rw-r--r--src/sim/SConscript1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/sim/SConscript b/src/sim/SConscript
index 996a3324a..a59b0ed1a 100644
--- a/src/sim/SConscript
+++ b/src/sim/SConscript
@@ -54,6 +54,7 @@ Source('global_event.cc')
Source('init.cc', add_tags='python')
Source('init_signals.cc')
Source('main.cc', tags='main')
+Source('port.cc')
Source('root.cc')
Source('serialize.cc')
Source('drain.cc')