summaryrefslogtreecommitdiff
path: root/src/sim/System.py
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2009-01-29 22:27:11 -0800
committerNathan Binkert <nate@binkert.org>2009-01-29 22:27:11 -0800
commit0b228fc1ab7dbcf212a6d08aef8c7b7ff555a592 (patch)
tree04840e404c198a14a93a9d199e902a2b299a9867 /src/sim/System.py
parent7b7a92d3f4f94948c7603286f5630c979e02d5fb (diff)
downloadgem5-0b228fc1ab7dbcf212a6d08aef8c7b7ff555a592.tar.xz
Fix typo
Diffstat (limited to 'src/sim/System.py')
-rw-r--r--src/sim/System.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/sim/System.py b/src/sim/System.py
index 5712a5c03..3b0bc1e46 100644
--- a/src/sim/System.py
+++ b/src/sim/System.py
@@ -38,7 +38,7 @@ class System(SimObject):
type = 'System'
swig_objdecls = [ '%include "python/swig/system.i"' ]
- physmem = Param.PhysicalMemory(Parent.any, "phsyical memory")
+ physmem = Param.PhysicalMemory(Parent.any, "physical memory")
mem_mode = Param.MemoryMode('atomic', "The mode the memory system is in")
if build_env['FULL_SYSTEM']:
abstract = True