diff options
| author | Mitch Hayenga <mitch.hayenga@arm.com> | 2015-09-30 11:14:19 -0500 |
|---|---|---|
| committer | Mitch Hayenga <mitch.hayenga@arm.com> | 2015-09-30 11:14:19 -0500 |
| commit | 52d521e4337995d417b6f7b68644959edcc0c6b4 (patch) | |
| tree | 9ca1e0e33ef7bced4c041b1ef8813c14d46822a1 /src/sim/System.py | |
| parent | c05d268cfabbe26d032d73abcea6dc921c49e549 (diff) | |
| download | gem5-52d521e4337995d417b6f7b68644959edcc0c6b4.tar.xz | |
cpu: Change thread assignments for heterogenous SMT
Trying to run an SE system with varying threads per core (SMT cores + Non-SMT
cores) caused failures due to the CPU id assignment logic. The comment
about thread assignment (worrying about core 0 not having tid 0) seems
not to be valid given that our configuration scripts initialize them in
order.
This removes that constraint so a heterogenously threaded sytem can work.
Diffstat (limited to 'src/sim/System.py')
| -rw-r--r-- | src/sim/System.py | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/sim/System.py b/src/sim/System.py index e24a1e6b2..74dfdca53 100644 --- a/src/sim/System.py +++ b/src/sim/System.py @@ -99,6 +99,9 @@ class System(MemObject): "Address to mask loading binaries with") load_offset = Param.UInt64(0, "Address to offset loading binaries with") + multi_thread = Param.Bool(False, + "Supports multi-threaded CPUs? Impacts Thread/Context IDs") + # Dynamic voltage and frequency handler for the system, disabled by default # Provide list of domains that need to be controlled by the handler dvfs_handler = DVFSHandler() |