summaryrefslogtreecommitdiff
path: root/src/sim/System.py
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-03-17 19:20:20 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2011-03-17 19:20:20 -0500
commit53ab306acc725670138d6f65ae2dbef241ac49a3 (patch)
treea8be451263e5166c04c2fc60dfd3bbba200e71a6 /src/sim/System.py
parent4c7a7796ade354a41fac9b4c14d4715cbe9e78c4 (diff)
downloadgem5-53ab306acc725670138d6f65ae2dbef241ac49a3.tar.xz
ARM: Fix subtle bug in LDM.
If the instruction faults mid-op the base register shouldn't be written back.
Diffstat (limited to 'src/sim/System.py')
0 files changed, 0 insertions, 0 deletions