summaryrefslogtreecommitdiff
path: root/src/sim/byteswap.hh
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-02-23 15:10:48 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2011-02-23 15:10:48 -0600
commitd63020717c8a722eb2f5236eacd042cdee78769d (patch)
treef53db4e1a39979e80660a7c739f7046d6b8e72c2 /src/sim/byteswap.hh
parent981e1dd7eea3661cc2a0f99e783459bdc9fe5bd9 (diff)
downloadgem5-d63020717c8a722eb2f5236eacd042cdee78769d.tar.xz
ARM: Adds dummy support for a L2 latency miscreg.
Diffstat (limited to 'src/sim/byteswap.hh')
0 files changed, 0 insertions, 0 deletions