summaryrefslogtreecommitdiff
path: root/src/sim/faults.cc
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2015-01-25 07:22:26 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2015-01-25 07:22:26 -0500
commitf6742ea26e1a1cac21b486c7c5adad6fb6304e92 (patch)
tree416505359d690d558ba4f579123b5aba43da68d9 /src/sim/faults.cc
parent0bd986015b2de741dc741f10e5afeaf5d8890ba1 (diff)
downloadgem5-f6742ea26e1a1cac21b486c7c5adad6fb6304e92.tar.xz
cpu: Remove all notion that we know when the cpu is misspeculating.
We have no way of knowing if a CPU model is on the wrong path with our execute-in-execute CPU models. Don't pretend that we do.
Diffstat (limited to 'src/sim/faults.cc')
-rw-r--r--src/sim/faults.cc1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/sim/faults.cc b/src/sim/faults.cc
index e2562fca6..abcad6d3c 100644
--- a/src/sim/faults.cc
+++ b/src/sim/faults.cc
@@ -43,7 +43,6 @@ void FaultBase::invoke(ThreadContext * tc, const StaticInstPtr &inst)
{
if (FullSystem) {
DPRINTF(Fault, "Fault %s at PC: %s\n", name(), tc->pcState());
- assert(!tc->misspeculating());
} else {
panic("fault (%s) detected @ PC %s", name(), tc->pcState());
}