summaryrefslogtreecommitdiff
path: root/src/sim/process.cc
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-08-26 10:14:38 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2014-08-26 10:14:38 -0400
commit9e4cd5bf1ec71023b786b3a779ed4f3ea29ac214 (patch)
treed1bbf36638c9c57363bbfdad93c7a541988e66d1 /src/sim/process.cc
parent6fa8015b7fd50e75e97a175a511958b652eca11e (diff)
downloadgem5-9e4cd5bf1ec71023b786b3a779ed4f3ea29ac214.tar.xz
mem: Fix DRAMSim2 cycle check when restoring from checkpoint
This patch ensures the cycle check is still valid even restoring from a checkpoint. In this case the DRAMSim2 cycle count is relative to the startTick rather than 0.
Diffstat (limited to 'src/sim/process.cc')
0 files changed, 0 insertions, 0 deletions