diff options
author | Geoffrey Blake <geoffrey.blake@arm.com> | 2014-05-09 18:58:46 -0400 |
---|---|---|
committer | Geoffrey Blake <geoffrey.blake@arm.com> | 2014-05-09 18:58:46 -0400 |
commit | 29601eada77e66d346def0b219f6ccff48586ace (patch) | |
tree | b869c97cea70229f580e391597a1740dbd05600e /src/sim/sim_events.hh | |
parent | a3306d0d5e4c83fcce7f7d5915a2a16a99d21744 (diff) | |
download | gem5-29601eada77e66d346def0b219f6ccff48586ace.tar.xz |
arm: Panics in miscreg read functions can be tripped by O3 model
Unimplemented miscregs for the generic timer were guarded by panics
in arm/isa.cc which can be tripped by the O3 model if it speculatively
executes a wrong path containing a mrs instruction with a bad miscreg
index. These registers were flagged as implemented and accessible.
This patch changes the miscreg info bit vector to flag them as
unimplemented and inaccessible. In this case, and UndefinedInst
fault will be generated if the register access is not trapped
by a hypervisor.
Diffstat (limited to 'src/sim/sim_events.hh')
0 files changed, 0 insertions, 0 deletions