summaryrefslogtreecommitdiff
path: root/src/sim/simulate.hh
diff options
context:
space:
mode:
authorNathanael Premillieu <nathanael.premillieu@irisa.fr>2012-09-25 11:49:40 -0500
committerNathanael Premillieu <nathanael.premillieu@irisa.fr>2012-09-25 11:49:40 -0500
commitbfffbb67976fc4a01185e36c8eaf755454cf19a5 (patch)
tree5541f88f999312b4dd41379b01fd0585d0e0093f /src/sim/simulate.hh
parent04ca96427c1c910f0bddb2403dec9ea517f3869b (diff)
downloadgem5-bfffbb67976fc4a01185e36c8eaf755454cf19a5.tar.xz
ARM: Inst writing to cntrlReg registers not set as control inst
Deletion of the fact that instructions that writes to registers of type "cntrlReg" are not set as control instruction (flag IsControl not set).
Diffstat (limited to 'src/sim/simulate.hh')
0 files changed, 0 insertions, 0 deletions