summaryrefslogtreecommitdiff
path: root/src/sim/system.hh
diff options
context:
space:
mode:
authorMitch Hayenga <mitch.hayenga@arm.com>2015-09-30 11:14:19 -0500
committerMitch Hayenga <mitch.hayenga@arm.com>2015-09-30 11:14:19 -0500
commit52d521e4337995d417b6f7b68644959edcc0c6b4 (patch)
tree9ca1e0e33ef7bced4c041b1ef8813c14d46822a1 /src/sim/system.hh
parentc05d268cfabbe26d032d73abcea6dc921c49e549 (diff)
downloadgem5-52d521e4337995d417b6f7b68644959edcc0c6b4.tar.xz
cpu: Change thread assignments for heterogenous SMT
Trying to run an SE system with varying threads per core (SMT cores + Non-SMT cores) caused failures due to the CPU id assignment logic. The comment about thread assignment (worrying about core 0 not having tid 0) seems not to be valid given that our configuration scripts initialize them in order. This removes that constraint so a heterogenously threaded sytem can work.
Diffstat (limited to 'src/sim/system.hh')
-rw-r--r--src/sim/system.hh1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/sim/system.hh b/src/sim/system.hh
index 634c78a6a..82096826d 100644
--- a/src/sim/system.hh
+++ b/src/sim/system.hh
@@ -196,6 +196,7 @@ class System : public MemObject
std::vector<ThreadContext *> threadContexts;
int _numContexts;
+ const bool multiThread;
ThreadContext *getThreadContext(ContextID tid)
{