diff options
author | Sascha Bischoff <sascha.bischoff@ARM.com> | 2016-04-01 16:22:44 +0100 |
---|---|---|
committer | Sascha Bischoff <sascha.bischoff@ARM.com> | 2016-04-01 16:22:44 +0100 |
commit | ebc9e1d426f7dbe13b63d87afbdf8507265f8040 (patch) | |
tree | 5bab225aa545b1dda8255d560d825eb5c1ec9451 /src/sim/system.hh | |
parent | f948f9fca987b25ef0716e87fdc4e874fb607c14 (diff) | |
download | gem5-ebc9e1d426f7dbe13b63d87afbdf8507265f8040.tar.xz |
sim: Fix clock_domain unserialization
This patch addresses an issue with the unserialization of clock
domains. Previously, the previous performance level was not restored
due to a bug in the code, which detected the post-unserialize update
as superfluous. This patch splits the setting of the clock domain into
two parts. The original interface of perfLevel is retained, but the
actual update takes place in signalPerfLevelUpdate, which is private
to the class. The perfLevel method checks that if the new performance
level is different to the previous performance level, and will only
call signalPerfLevelUpdate if there is a change. Therefore, the
performance level is only updated, and voltage domains notified, if
there is an actual change. The split functionality allows
signalPerfLevelUpdate to be called by startup() to explicitly force an
update post unserialization.
Diffstat (limited to 'src/sim/system.hh')
0 files changed, 0 insertions, 0 deletions