summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorBrad Beckmann <Brad.Beckmann@amd.com>2010-08-20 11:46:12 -0700
committerBrad Beckmann <Brad.Beckmann@amd.com>2010-08-20 11:46:12 -0700
commit29c45ccd2322470d0d6cef0ae20600c8c68f97e9 (patch)
treeec62739567ba7d442c8b65550507cdab6b7827dc /src/sim
parent8e5c441a54b481085d6311f14af66e41b5766f91 (diff)
downloadgem5-29c45ccd2322470d0d6cef0ae20600c8c68f97e9.tar.xz
ruby: Reduced ruby latencies
The previous slower ruby latencies created a mismatch between the faster M5 cpu models and the much slower ruby memory system. Specifically smp interrupts were much slower and infrequent, as well as cpus moving in and out of spin locks. The result was many cpus were idle for large periods of time. These changes fix the latency mismatch.
Diffstat (limited to 'src/sim')
0 files changed, 0 insertions, 0 deletions