summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorNeha Agarwal <neha.agarwal@arm.com>2013-11-01 11:56:21 -0400
committerNeha Agarwal <neha.agarwal@arm.com>2013-11-01 11:56:21 -0400
commit7645c8e611b5530b82789246b5025558f4b1a422 (patch)
treef6ce24ca4d5dc02e04b0a71a9045f5ffc7e23645 /src/sim
parent10e8978ec0ee7a7443247d7a85ab0b3587740f1a (diff)
downloadgem5-7645c8e611b5530b82789246b5025558f4b1a422.tar.xz
mem: Fix for 100% write threshold in DRAM controller
This patch fixes the controller when a write threshold of 100% is used. Earlier for 100% write threshold no data is written to memory as writes never get triggered since this corner case is not considered.
Diffstat (limited to 'src/sim')
0 files changed, 0 insertions, 0 deletions