summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2006-10-21 17:19:33 -0700
committerSteve Reinhardt <stever@eecs.umich.edu>2006-10-21 17:19:33 -0700
commit883ed108e443e7f9ea53fa13867a8ddf0ea9aea0 (patch)
treee45211d860b26a81ea14e63e5c2c4d539181429e /src/sim
parent82e90bf5e062ae8943c88cf7d49fab528a7d4bb3 (diff)
downloadgem5-883ed108e443e7f9ea53fa13867a8ddf0ea9aea0.tar.xz
Just give up if a store conditional misses completely
in the cache (don't treat as normal write miss). --HG-- extra : convert_revision : c030eb6ba25318cae422e4da31e3b802049c8c74
Diffstat (limited to 'src/sim')
0 files changed, 0 insertions, 0 deletions