summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2010-09-09 14:15:41 -0700
committerNathan Binkert <nate@binkert.org>2010-09-09 14:15:41 -0700
commit710ed8f492aa783933df6551ff98c9a6750fd9f7 (patch)
tree3463f9387d9aa355726965430a91ae3251709c6f /src/sim
parentc514ad9b097ef73b14abbf4f5af3617c54dbb154 (diff)
downloadgem5-710ed8f492aa783933df6551ff98c9a6750fd9f7.tar.xz
scons: use code_formatter wherever we can in the build system
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/System.py5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/sim/System.py b/src/sim/System.py
index 5cf46ad75..eec7b4ae5 100644
--- a/src/sim/System.py
+++ b/src/sim/System.py
@@ -37,7 +37,10 @@ class MemoryMode(Enum): vals = ['invalid', 'atomic', 'timing']
class System(SimObject):
type = 'System'
- swig_objdecls = [ '%include "python/swig/system.i"' ]
+
+ @classmethod
+ def swig_objdecls(cls, code):
+ code('%include "python/swig/system.i"')
physmem = Param.PhysicalMemory(Parent.any, "physical memory")
mem_mode = Param.MemoryMode('atomic', "The mode the memory system is in")