summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorLisa Hsu <hsul@eecs.umich.edu>2008-12-07 15:07:42 -0500
committerLisa Hsu <hsul@eecs.umich.edu>2008-12-07 15:07:42 -0500
commit993b7be4bb3dae5b15cd4c23a4c0e4c3dc7ed734 (patch)
treea595851b8385871ae104a06c59f17e62e3a9e154 /src/sim
parente4790bcbe29b82dc81d4f34b78bb6ee2f718806a (diff)
downloadgem5-993b7be4bb3dae5b15cd4c23a4c0e4c3dc7ed734.tar.xz
imported patch aux-fix.patch
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/process.cc6
-rw-r--r--src/sim/process.hh12
2 files changed, 7 insertions, 11 deletions
diff --git a/src/sim/process.cc b/src/sim/process.cc
index 244fb9297..a1f4c7d1d 100644
--- a/src/sim/process.cc
+++ b/src/sim/process.cc
@@ -87,14 +87,14 @@ using namespace TheISA;
int num_processes = 0;
template<class IntType>
-M5_auxv_t<IntType>::M5_auxv_t(IntType type, IntType val)
+AuxVector<IntType>::AuxVector(IntType type, IntType val)
{
a_type = TheISA::htog(type);
a_val = TheISA::htog(val);
}
-template class M5_auxv_t<uint32_t>;
-template class M5_auxv_t<uint64_t>;
+template class AuxVector<uint32_t>;
+template class AuxVector<uint64_t>;
Process::Process(ProcessParams * params)
: SimObject(params), system(params->system), checkpointRestored(false),
diff --git a/src/sim/process.hh b/src/sim/process.hh
index 996663847..e6b7c80b7 100644
--- a/src/sim/process.hh
+++ b/src/sim/process.hh
@@ -62,19 +62,15 @@ namespace TheISA
}
template<class IntType>
-struct M5_auxv_t
+struct AuxVector
{
IntType a_type;
- union {
- IntType a_val;
- IntType a_ptr;
- IntType a_fcn;
- };
+ IntType a_val;
- M5_auxv_t()
+ AuxVector()
{}
- M5_auxv_t(IntType type, IntType val);
+ AuxVector(IntType type, IntType val);
};
class Process : public SimObject