summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2006-07-05 21:14:36 -0400
committerKevin Lim <ktlim@umich.edu>2006-07-05 21:14:36 -0400
commitd598061dd6e9aa83ef2613e2c7825a491c53b893 (patch)
tree8a7c26e38157d9cf9b5bb51c116adb234765838d /src/sim
parentd8fd09cc159a7b5b0d314a41b09cfcdef91de55f (diff)
downloadgem5-d598061dd6e9aa83ef2613e2c7825a491c53b893.tar.xz
Remove sampler and serializer. Now they are handled through C++ interacting with Python.
src/SConscript: src/cpu/base.cc: src/cpu/base.hh: src/cpu/checker/cpu.hh: src/cpu/checker/cpu_impl.hh: src/cpu/o3/cpu.cc: src/cpu/o3/cpu.hh: src/cpu/o3/fetch.hh: src/cpu/ozone/cpu.hh: src/cpu/ozone/cpu_impl.hh: src/cpu/simple/base.cc: src/cpu/simple/base.hh: src/sim/pseudo_inst.cc: Remove sampler. src/sim/sim_object.cc: Remove serializer. --HG-- extra : convert_revision : ce7616189440f3dc70040148da6d07309a386008
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/pseudo_inst.cc4
-rw-r--r--src/sim/sim_object.cc1
2 files changed, 0 insertions, 5 deletions
diff --git a/src/sim/pseudo_inst.cc b/src/sim/pseudo_inst.cc
index b2854e491..dc08e6c06 100644
--- a/src/sim/pseudo_inst.cc
+++ b/src/sim/pseudo_inst.cc
@@ -52,8 +52,6 @@
using namespace std;
-extern Sampler *SampCPU;
-
using namespace Stats;
using namespace TheISA;
@@ -280,7 +278,5 @@ namespace AlphaPseudo
void switchcpu(ThreadContext *tc)
{
- if (SampCPU)
- SampCPU->switchCPUs();
}
}
diff --git a/src/sim/sim_object.cc b/src/sim/sim_object.cc
index 4205b5762..655bdcf4e 100644
--- a/src/sim/sim_object.cc
+++ b/src/sim/sim_object.cc
@@ -37,7 +37,6 @@
#include "base/misc.hh"
#include "base/trace.hh"
#include "base/stats/events.hh"
-#include "base/serializer.hh"
#include "sim/host.hh"
#include "sim/sim_object.hh"
#include "sim/stats.hh"