summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2017-01-03 12:03:06 +0000
committerAndreas Sandberg <andreas.sandberg@arm.com>2017-01-03 12:03:06 +0000
commitabe7ef95cb89c68c6385162cb801bab8b27a585b (patch)
tree3f3b52aa2328f2511e6d4cbe72cd854c21997f9d /src/sim
parentf835378bea588c8fe614b18f41c5792ba7044263 (diff)
downloadgem5-abe7ef95cb89c68c6385162cb801bab8b27a585b.tar.xz
sim: Remove redundant export_method_cxx_predecls
The headers declared in export_method_cxx_predecls are redundant since a SimObject's main header is automatically included. Change-Id: Ied9e84630b36960e54efe91d16f8c66fba7e0da0 Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Curtis Dunham <curtis.dunham@arm.com> Reviewed-by: Joe Gross <joseph.gross@amd.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/System.py4
1 files changed, 0 insertions, 4 deletions
diff --git a/src/sim/System.py b/src/sim/System.py
index 8ebf7a024..f97096fcc 100644
--- a/src/sim/System.py
+++ b/src/sim/System.py
@@ -44,10 +44,6 @@ class System(MemObject):
system_port = MasterPort("System port")
@classmethod
- def export_method_cxx_predecls(cls, code):
- code('#include "sim/system.hh"')
-
- @classmethod
def export_methods(cls, code):
code('''
Enums::MemoryMode getMemoryMode() const;