summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2010-11-19 18:00:39 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2010-11-19 18:00:39 -0600
commite1b9a815dd34b8c2ff9db1225d3553eab287ba1b (patch)
tree3f71a4461ca57c215ba9abac0449fb251eb52e80 /src/sim
parent92655b6399df526c8fe69f3b566dc9c7761782e3 (diff)
downloadgem5-e1b9a815dd34b8c2ff9db1225d3553eab287ba1b.tar.xz
SCons: Support building without an ISA
Diffstat (limited to 'src/sim')
-rw-r--r--src/sim/SConscript12
-rw-r--r--src/sim/stat_control.cc7
2 files changed, 14 insertions, 5 deletions
diff --git a/src/sim/SConscript b/src/sim/SConscript
index b1e3a4b02..97c6ddaae 100644
--- a/src/sim/SConscript
+++ b/src/sim/SConscript
@@ -32,28 +32,30 @@ Import('*')
SimObject('BaseTLB.py')
SimObject('Root.py')
-SimObject('System.py')
SimObject('InstTracer.py')
Source('async.cc')
Source('core.cc')
Source('debug.cc')
Source('eventq.cc')
-Source('faults.cc')
Source('init.cc')
Source('main.cc', bin_only=True)
-Source('pseudo_inst.cc')
Source('root.cc')
Source('serialize.cc')
Source('sim_events.cc')
Source('sim_object.cc')
Source('simulate.cc')
Source('stat_control.cc')
-Source('system.cc')
+
+if env['TARGET_ISA'] != 'no':
+ SimObject('System.py')
+ Source('faults.cc')
+ Source('pseudo_inst.cc')
+ Source('system.cc')
if env['FULL_SYSTEM']:
Source('arguments.cc')
-else:
+elif env['TARGET_ISA'] != 'no':
Source('tlb.cc')
SimObject('Process.py')
diff --git a/src/sim/stat_control.cc b/src/sim/stat_control.cc
index 373a3f297..07e1b2380 100644
--- a/src/sim/stat_control.cc
+++ b/src/sim/stat_control.cc
@@ -39,7 +39,14 @@
#include "base/hostinfo.hh"
#include "base/statistics.hh"
#include "base/time.hh"
+
+#include "config/the_isa.hh"
+#if THE_ISA == NO_ISA
+#include "arch/noisa/cpu_dummy.hh"
+#else
#include "cpu/base.hh"
+#endif
+
#include "sim/eventq.hh"
using namespace std;