summaryrefslogtreecommitdiff
path: root/src/sim
diff options
context:
space:
mode:
authorGiacomo Travaglini <giacomo.travaglini@arm.com>2019-08-20 16:18:53 +0100
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2019-08-26 09:29:53 +0000
commit3126e84db773f64e46b1d02a9a27892bf6612d30 (patch)
tree46115c8a31ef163e25f0bf93046d7c856e90aae1 /src/sim
parentb90fcd7357dfc065908e60def2b9c18c1a091627 (diff)
downloadgem5-3126e84db773f64e46b1d02a9a27892bf6612d30.tar.xz
dev-arm: Fix GICv3 ITS indexing error
Table walks were not considering the entry size when evaluating the address. Change-Id: Ica6bf6d88632985ee8ed120448b32e0f7e918a8a Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/20329 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'src/sim')
0 files changed, 0 insertions, 0 deletions