diff options
author | Gabe Black <gabeblack@google.com> | 2018-05-24 01:37:55 -0700 |
---|---|---|
committer | Gabe Black <gabeblack@google.com> | 2018-08-08 10:09:54 +0000 |
commit | 16fa8d7cc8c92f5ab879e4cf9c6c0bbb3567860f (patch) | |
tree | 7b6faaacb4574a555e561534aa4a8508c0624c32 /src/systemc/tests/systemc/tracing/wif_trace/test07 | |
parent | 7235d3b5211d0ba8f528d930a4c1e7ad62eec51a (diff) | |
download | gem5-16fa8d7cc8c92f5ab879e4cf9c6c0bbb3567860f.tar.xz |
systemc: Import tests from the Accellera systemc distribution.
Change-Id: Iad76b398949a55d768a34d027a2d8e3739953da6
Reviewed-on: https://gem5-review.googlesource.com/10845
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/systemc/tests/systemc/tracing/wif_trace/test07')
-rw-r--r-- | src/systemc/tests/systemc/tracing/wif_trace/test07/golden/test07.awif | 132 | ||||
-rw-r--r-- | src/systemc/tests/systemc/tracing/wif_trace/test07/test07.cpp | 112 |
2 files changed, 244 insertions, 0 deletions
diff --git a/src/systemc/tests/systemc/tracing/wif_trace/test07/golden/test07.awif b/src/systemc/tests/systemc/tracing/wif_trace/test07/golden/test07.awif new file mode 100644 index 000000000..585b806b1 --- /dev/null +++ b/src/systemc/tests/systemc/tracing/wif_trace/test07/golden/test07.awif @@ -0,0 +1,132 @@ + +type scalar "BIT" enum '0', '1' ; +type scalar "MVL" enum '0', '1', 'X', 'Z', '?' ; + +declare O0 "Signed" BIT 0 3 variable ; +start_trace O0 ; +declare O1 "Unsigned" BIT 0 3 variable ; +start_trace O1 ; +declare O2 "BV" BIT 0 3 variable ; +start_trace O2 ; +declare O3 "SV" MVL 0 3 variable ; +start_trace O3 ; +comment "All initial values are dumped below at time 0 sec = 0 timescale units." ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + +delta_time 10000 ; +assign O0 "0011" ; +assign O1 "0111" ; +assign O2 "0011" ; +assign O3 "1100" ; + +delta_time 10000 ; +assign O0 "1101" ; +assign O1 "0101" ; +assign O2 "1111" ; +assign O3 "1110" ; + diff --git a/src/systemc/tests/systemc/tracing/wif_trace/test07/test07.cpp b/src/systemc/tests/systemc/tracing/wif_trace/test07/test07.cpp new file mode 100644 index 000000000..61cf796de --- /dev/null +++ b/src/systemc/tests/systemc/tracing/wif_trace/test07/test07.cpp @@ -0,0 +1,112 @@ +/***************************************************************************** + + Licensed to Accellera Systems Initiative Inc. (Accellera) under one or + more contributor license agreements. See the NOTICE file distributed + with this work for additional information regarding copyright ownership. + Accellera licenses this file to you under the Apache License, Version 2.0 + (the "License"); you may not use this file except in compliance with the + License. You may obtain a copy of the License at + + http://www.apache.org/licenses/LICENSE-2.0 + + Unless required by applicable law or agreed to in writing, software + distributed under the License is distributed on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or + implied. See the License for the specific language governing + permissions and limitations under the License. + + *****************************************************************************/ + +/***************************************************************************** + + test07.cpp -- + + Original Author: Martin Janssen, Synopsys, Inc., 2002-02-15 + + *****************************************************************************/ + +/***************************************************************************** + + MODIFICATION LOG - modifiers, enter your name, affiliation, date and + changes you are making here. + + Name, Affiliation, Date: + Description of Modification: + + *****************************************************************************/ + +#include "systemc.h" + +SC_MODULE( proc1 ) +{ + SC_HAS_PROCESS( proc1 ); + + sc_in<bool> clk; + sc_signal<sc_bv<4> >& bv; + sc_signal<sc_lv<4> >& sv; + + sc_signed obj1; + sc_unsigned obj2; + + proc1( sc_module_name NAME, + sc_signal<bool>& CLK, + sc_signal<sc_bv<4> >& BV, + sc_signal<sc_lv<4> >& SV ) + : bv(BV), sv(SV), obj1(4), obj2(4) + { + clk(CLK); + SC_THREAD( entry ); + sensitive << clk; + obj1 = 0; + obj2 = 0; + bv = "0000"; + sv = "0000"; + } + + void entry(); +}; + +void proc1::entry() +{ + wait(); + while(true) { + obj1 = 3; + obj2 = 7; + bv = "0011"; + sv = "1100"; + wait(); + obj1 = -3; + obj2 = 5; + bv = "1111"; + sv = "1110"; + wait(); + } +} + + +int sc_main(int ac, char *av[]) +{ + sc_trace_file *tf; + sc_signal<bool> clock; + sc_signal<sc_bv<4> > bv; + sc_signal<sc_lv<4> > sv; + + proc1 P1("P1", clock, bv, sv); + + tf = sc_create_wif_trace_file("test07"); + sc_trace(tf, P1.obj1, "Signed"); + sc_trace(tf, P1.obj2, "Unsigned"); + sc_trace(tf, bv, "BV"); + sc_trace(tf, sv, "SV"); + + clock.write(0); + sc_start(0, SC_NS); + for (int i = 0; i< 10; i++) { + clock.write(1); + sc_start(10, SC_NS); + clock.write(0); + sc_start(10, SC_NS); + } + sc_close_wif_trace_file( tf ); + return 0; +} |