diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2013-09-04 13:22:57 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2013-09-04 13:22:57 -0400 |
| commit | 19a5b68db7d73542833d94ec8b23cad6daf0a787 (patch) | |
| tree | 589541b322580a54e539e24932d3b4bba05801db /src/unittest | |
| parent | ea402970185d5df01dbad2c0f41b8d76d2eb01cd (diff) | |
| download | gem5-19a5b68db7d73542833d94ec8b23cad6daf0a787.tar.xz | |
arch: Resurrect the NOISA build target and rename it NULL
This patch makes it possible to once again build gem5 without any
ISA. The main purpose is to enable work around the interconnect and
memory system without having to build any CPU models or device models.
The regress script is updated to include the NULL ISA target. Currently
no regressions make use of it, but all the testers could (and perhaps
should) transition to it.
--HG--
rename : build_opts/NOISA => build_opts/NULL
rename : src/arch/noisa/SConsopts => src/arch/null/SConsopts
rename : src/arch/noisa/cpu_dummy.hh => src/arch/null/cpu_dummy.hh
rename : src/cpu/intr_control.cc => src/cpu/intr_control_noisa.cc
Diffstat (limited to 'src/unittest')
| -rw-r--r-- | src/unittest/SConscript | 3 |
1 files changed, 0 insertions, 3 deletions
diff --git a/src/unittest/SConscript b/src/unittest/SConscript index 841cbb8a6..4cb14a290 100644 --- a/src/unittest/SConscript +++ b/src/unittest/SConscript @@ -30,9 +30,6 @@ Import('*') -if env['TARGET_ISA'] == 'no': - Return() - Source('unittest.cc') UnitTest('bitvectest', 'bitvectest.cc') |