summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-03-23 11:11:44 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2014-03-23 11:11:44 -0400
commit9f018d2f5a1a673d04a227b5b28ae0717d50b3ef (patch)
treee69520743d7d8468c1bce8ce2b14f19d639c7d9d /src
parent7fc4d14699cbec2bd588ff857a10390bdc2f4d5f (diff)
downloadgem5-9f018d2f5a1a673d04a227b5b28ae0717d50b3ef.tar.xz
mem: Include the DRAMSim2 wrapper in NULL build
This patch makes sure DRAMSim2 is included in a build of the NULL ISA.
Diffstat (limited to 'src')
-rw-r--r--src/mem/SConscript8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mem/SConscript b/src/mem/SConscript
index 9096fad5c..939c8320f 100644
--- a/src/mem/SConscript
+++ b/src/mem/SConscript
@@ -66,10 +66,10 @@ if env['TARGET_ISA'] != 'null':
Source('se_translating_port_proxy.cc')
Source('page_table.cc')
- if env['HAVE_DRAMSIM']:
- SimObject('DRAMSim2.py')
- Source('dramsim2_wrapper.cc')
- Source('dramsim2.cc')
+if env['HAVE_DRAMSIM']:
+ SimObject('DRAMSim2.py')
+ Source('dramsim2_wrapper.cc')
+ Source('dramsim2.cc')
DebugFlag('BaseBus')
DebugFlag('BusAddrRanges')