summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-02-01 00:25:15 -0800
committerGabe Black <gblack@eecs.umich.edu>2009-02-01 00:25:15 -0800
commitf1b43b39a764645c8e15b66a1a01d404f03c8307 (patch)
tree5e5bcb06ea2b46175460e6b427b0606d1dcbc074 /src
parent18f6c183232ad896b4073002e1a2b9970f77dbea (diff)
downloadgem5-f1b43b39a764645c8e15b66a1a01d404f03c8307.tar.xz
X86: Hook up the IDE controller interrupt line.
Diffstat (limited to 'src')
-rw-r--r--src/dev/x86/SouthBridge.py1
-rw-r--r--src/dev/x86/pc.cc4
2 files changed, 3 insertions, 2 deletions
diff --git a/src/dev/x86/SouthBridge.py b/src/dev/x86/SouthBridge.py
index be9276145..8d766471e 100644
--- a/src/dev/x86/SouthBridge.py
+++ b/src/dev/x86/SouthBridge.py
@@ -87,6 +87,7 @@ class SouthBridge(SimObject):
ide.BAR3LegacyIO = True
ide.BAR4 = 1
ide.Command = 1
+ ide.InterruptLine = 20
def attachIO(self, bus):
# Route interupt signals
diff --git a/src/dev/x86/pc.cc b/src/dev/x86/pc.cc
index 3dfa50d7f..5005bd296 100644
--- a/src/dev/x86/pc.cc
+++ b/src/dev/x86/pc.cc
@@ -127,13 +127,13 @@ Pc::clearConsoleInt()
void
Pc::postPciInt(int line)
{
- panic("Need implementation\n");
+ southBridge->ioApic->signalInterrupt(line);
}
void
Pc::clearPciInt(int line)
{
- panic("Need implementation\n");
+ warn_once("Tried to clear PCI interrupt %d\n", line);
}
Addr