summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-02-01 00:15:38 -0800
committerGabe Black <gblack@eecs.umich.edu>2009-02-01 00:15:38 -0800
commitf3b8371dfcad39c609e4bf5ecf50c17e57fca805 (patch)
treef072b8b25aa92b3b1a3df63df3a624e31da0fef6 /src
parent06cdbe5ea7138d0f340448438d64e98c72936e1b (diff)
downloadgem5-f3b8371dfcad39c609e4bf5ecf50c17e57fca805.tar.xz
X86: Add extended Intel MP entries correctly.
Diffstat (limited to 'src')
-rw-r--r--src/arch/x86/bios/IntelMP.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/bios/IntelMP.py b/src/arch/x86/bios/IntelMP.py
index 1b9e819b3..04e79b6ac 100644
--- a/src/arch/x86/bios/IntelMP.py
+++ b/src/arch/x86/bios/IntelMP.py
@@ -90,7 +90,7 @@ class X86IntelMPConfigTable(SimObject):
if isinstance(entry, X86IntelMPBaseConfigEntry):
self.base_entries.append(entry)
elif isinstance(entry, X86IntelMPExtConfigEntry):
- self.base_entries.append(entry)
+ self.ext_entries.append(entry)
else:
panic("Don't know what type of Intel MP entry %s is." \
% entry.__class__.__name__)