summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2006-07-19 16:09:34 -0400
committerKevin Lim <ktlim@umich.edu>2006-07-19 16:09:34 -0400
commit87d485945879bfbfcb798e70d564b02e77fbc250 (patch)
tree4e54e4c0636d563671ab604bfc3a331ec70247e3 /src
parent4bd025742d61a4a098cb584213ecdb8083ef36a4 (diff)
downloadgem5-87d485945879bfbfcb798e70d564b02e77fbc250.tar.xz
Minor changes to reflect state used for regression stats.
src/cpu/checker/cpu.hh: Don't count checker's instructions towards total instructions committed. src/python/m5/objects/Root.py: Set default clock to 1 THz. --HG-- extra : convert_revision : 0b5eaa197c860c361a3b00087e45ddc249ff1918
Diffstat (limited to 'src')
-rw-r--r--src/cpu/checker/cpu.hh2
-rw-r--r--src/python/m5/objects/Root.py2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/checker/cpu.hh b/src/cpu/checker/cpu.hh
index a508c56ba..6d6ae1e0a 100644
--- a/src/cpu/checker/cpu.hh
+++ b/src/cpu/checker/cpu.hh
@@ -170,7 +170,7 @@ class CheckerCPU : public BaseCPU
virtual Counter totalInstructions() const
{
- return numInst - startNumInst;
+ return 0;
}
// number of simulated loads
diff --git a/src/python/m5/objects/Root.py b/src/python/m5/objects/Root.py
index 373475a7a..33dd22620 100644
--- a/src/python/m5/objects/Root.py
+++ b/src/python/m5/objects/Root.py
@@ -7,7 +7,7 @@ from Debug import Debug
class Root(SimObject):
type = 'Root'
- clock = Param.RootClock('200MHz', "tick frequency")
+ clock = Param.RootClock('1THz', "tick frequency")
max_tick = Param.Tick('0', "maximum simulation ticks (0 = infinite)")
progress_interval = Param.Tick('0',
"print a progress message every n ticks (0 = never)")