summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-05-15 13:39:44 -0400
committerAndreas Sandberg <Andreas.Sandberg@ARM.com>2015-05-15 13:39:44 -0400
commit37aab4a1558b223e63cee1e5dd40195ddb7851c0 (patch)
tree6d7a6b6b5e32497ffac7fd468afe8c19a77236ac /src
parenta45c9508ea3382f54d53f74bea48a61572343a4f (diff)
downloadgem5-37aab4a1558b223e63cee1e5dd40195ddb7851c0.tar.xz
sim: Don't clear the active CPU vector in System::initState
The system class currently clears the vector of active CPUs in initState(). CPUs are added to the list by registerThreadContext() which is called from BaseCPU::init(). This obviously breaks when the System object is initialized after the CPUs. This changeset removes the offending clear() call since the list will be empty after it has been instantiated anyway.
Diffstat (limited to 'src')
-rw-r--r--src/sim/system.cc2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/sim/system.cc b/src/sim/system.cc
index 9bd487b03..2f2427769 100644
--- a/src/sim/system.cc
+++ b/src/sim/system.cc
@@ -302,8 +302,6 @@ System::initState()
DPRINTF(Loader, "Kernel loaded...\n");
}
}
-
- activeCpus.clear();
}
void