summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-06-20 19:04:40 +0000
committerGabe Black <gblack@eecs.umich.edu>2007-06-20 19:04:40 +0000
commite6328170e17fd98cce34d5d5675097aec7f73b88 (patch)
treefd73d2cd5735ca43ea54b545d7356f54ea9ba7b9 /src
parenta735b7e282b3773c44265489e7d7afe0ddd6e4e0 (diff)
downloadgem5-e6328170e17fd98cce34d5d5675097aec7f73b88.tar.xz
Comment out some unnecessary debug output.
--HG-- extra : convert_revision : 9df17841d970a7995d8ed1d51ee66e2c5457e5e3
Diffstat (limited to 'src')
-rw-r--r--src/arch/x86/isa/microasm.isa2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/x86/isa/microasm.isa b/src/arch/x86/isa/microasm.isa
index fde430691..50addb33f 100644
--- a/src/arch/x86/isa/microasm.isa
+++ b/src/arch/x86/isa/microasm.isa
@@ -68,7 +68,7 @@ let {{
import sys
sys.path[0:0] = ["src/arch/x86/isa/"]
from insts import microcode
- print microcode
+ # print microcode
from micro_asm import MicroAssembler, Rom_Macroop, Rom
mainRom = Rom('main ROM')
assembler = MicroAssembler(X86Macroop, microopClasses, mainRom, Rom_Macroop)