diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2009-08-17 20:04:03 -0700 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2009-08-17 20:04:03 -0700 |
| commit | c9a954c77a1fb59092f8165b3fe3d3dd75848cd6 (patch) | |
| tree | 16001623b6fd6b57cdcd62f86d72e70babaf90d8 /src | |
| parent | be6267e895e4657192fc72872a70c0ab6bbc6537 (diff) | |
| download | gem5-c9a954c77a1fb59092f8165b3fe3d3dd75848cd6.tar.xz | |
X86: Implement an integer media max microop.
Diffstat (limited to 'src')
| -rw-r--r-- | src/arch/x86/isa/microops/mediaop.isa | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/src/arch/x86/isa/microops/mediaop.isa b/src/arch/x86/isa/microops/mediaop.isa index b3ff5cde2..08ba14b00 100644 --- a/src/arch/x86/isa/microops/mediaop.isa +++ b/src/arch/x86/isa/microops/mediaop.isa @@ -568,6 +568,44 @@ let {{ FpDestReg.uqw = result; ''' + class Mmaxi(MediaOp): + code = ''' + + assert(srcSize == destSize); + int size = srcSize; + int sizeBits = size * 8; + int items = (ext & 0x1) ? 1: (sizeof(FloatRegBits) / size); + uint64_t result = FpDestReg.uqw; + + for (int i = 0; i < items; i++) { + int hiIndex = (i + 1) * sizeBits - 1; + int loIndex = (i + 0) * sizeBits; + uint64_t arg1Bits = bits(FpSrcReg1.uqw, hiIndex, loIndex); + int64_t arg1 = arg1Bits | + (0 - (arg1Bits & (1 << (sizeBits - 1)))); + uint64_t arg2Bits = bits(FpSrcReg2.uqw, hiIndex, loIndex); + int64_t arg2 = arg2Bits | + (0 - (arg2Bits & (1 << (sizeBits - 1)))); + uint64_t resBits; + + if (ext & 0x2) { + if (arg1 > arg2) { + resBits = arg1Bits; + } else { + resBits = arg2Bits; + } + } else { + if (arg1Bits > arg2Bits) { + resBits = arg1Bits; + } else { + resBits = arg2Bits; + } + } + result = insertBits(result, hiIndex, loIndex, resBits); + } + FpDestReg.uqw = result; + ''' + class Msqrt(MediaOp): def __init__(self, dest, src, \ size = None, destSize = None, srcSize = None, ext = None): |