summaryrefslogtreecommitdiff
path: root/tests/configs/arm_generic.py
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2017-06-26 14:35:17 +0100
committerAndreas Sandberg <andreas.sandberg@arm.com>2017-07-03 09:47:19 +0000
commit3212bdf3a89addef371bd7d3f43c322b002644db (patch)
tree1fed0da5283d032453be081f9f7ec7fd77904a85 /tests/configs/arm_generic.py
parent90c7e56bf407a180fb4d9b4c7721066480836473 (diff)
downloadgem5-3212bdf3a89addef371bd7d3f43c322b002644db.tar.xz
config: Move core timing models to config/common/cores
Change-Id: I189b6462cc64f7cc6c1b7a6c2af1abb60e1854de Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Gabor Dozsa <gabor.dozsa@arm.com> Reviewed-on: https://gem5-review.googlesource.com/3943 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'tests/configs/arm_generic.py')
-rw-r--r--tests/configs/arm_generic.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/configs/arm_generic.py b/tests/configs/arm_generic.py
index 86ad5d7a6..722749cb5 100644
--- a/tests/configs/arm_generic.py
+++ b/tests/configs/arm_generic.py
@@ -43,7 +43,7 @@ m5.util.addToPath('../configs/')
from common import FSConfig
from common.Caches import *
from base_config import *
-from common.O3_ARM_v7a import *
+from common.cores.arm.O3_ARM_v7a import *
from common.Benchmarks import SysConfig
class ArmSESystemUniprocessor(BaseSESystemUniprocessor):