summaryrefslogtreecommitdiff
path: root/tests/configs/base_config.py
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2014-10-29 23:18:27 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2014-10-29 23:18:27 -0500
commitf2db2a96d181f796e6e475121f10230b9d1d007f (patch)
treee4a98f593cd5f3fc2c695a543723f5e6ee4def39 /tests/configs/base_config.py
parent5bfa521c46e489c06ac3ae44b97421f5ccb30bb7 (diff)
downloadgem5-f2db2a96d181f796e6e475121f10230b9d1d007f.tar.xz
arm, tests: Update config files to more recent kernels and create 64-bit regressions.
This changes the default ARM system to a Versatile Express-like system that supports 2GB of memory and PCI devices and updates the default kernels/file-systems for AArch64 ARM systems (64-bit) to support up to 32GB of memory and PCI devices. Some platforms that are no longer supported have been pruned from the configuration files. In addition a set of 64-bit ARM regressions have been added to the regression system.
Diffstat (limited to 'tests/configs/base_config.py')
-rw-r--r--tests/configs/base_config.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/tests/configs/base_config.py b/tests/configs/base_config.py
index ccf1ea6f8..5637ca3f5 100644
--- a/tests/configs/base_config.py
+++ b/tests/configs/base_config.py
@@ -58,7 +58,8 @@ class BaseSystem(object):
__metaclass__ = ABCMeta
def __init__(self, mem_mode='timing', mem_class=SimpleMemory,
- cpu_class=TimingSimpleCPU, num_cpus=1, checker=False):
+ cpu_class=TimingSimpleCPU, num_cpus=1, checker=False,
+ mem_size=None):
"""Initialize a simple base system.
Keyword Arguments:
@@ -67,6 +68,7 @@ class BaseSystem(object):
cpu_class -- CPU class to use
num_cpus -- Number of CPUs to instantiate
checker -- Set to True to add checker CPUs
+ mem_size -- Override the default memory size
"""
self.mem_mode = mem_mode
self.mem_class = mem_class