diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2011-02-03 20:23:00 -0800 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2011-02-03 20:23:00 -0800 |
commit | 00f24ae92c7b9aa73e12fd8160b5756e80126db2 (patch) | |
tree | 1d149846db0efdc77c635891c6c1433d3af1817d /tests/configs/realview-simple-atomic.py | |
parent | 869a046e413d7cbfdda4e33eed8191004017a83f (diff) | |
download | gem5-00f24ae92c7b9aa73e12fd8160b5756e80126db2.tar.xz |
Config: Keep track of uncached and cached ports separately.
This makes sure that the address ranges requested for caches and uncached ports
don't conflict with each other, and that accesses which are always uncached
(message signaled interrupts for instance) don't waste time passing through
caches.
Diffstat (limited to 'tests/configs/realview-simple-atomic.py')
-rw-r--r-- | tests/configs/realview-simple-atomic.py | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/configs/realview-simple-atomic.py b/tests/configs/realview-simple-atomic.py index 543cb2419..c20a67df7 100644 --- a/tests/configs/realview-simple-atomic.py +++ b/tests/configs/realview-simple-atomic.py @@ -88,7 +88,7 @@ system.l2c.mem_side = system.membus.port cpu.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1), L1(size = '32kB', assoc = 4)) # connect cpu level-1 caches to shared level-2 cache -cpu.connectMemPorts(system.toL2Bus) +cpu.connectAllPorts(system.toL2Bus, system.membus) cpu.clock = '2GHz' root = Root(system=system) |