diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2011-10-08 23:24:34 -0700 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2011-10-08 23:24:34 -0700 |
| commit | 020e923ba7f027b7b3b18ccf8ac208c576d75b95 (patch) | |
| tree | 1380a476d993ddf9895442114f03449ac88863b6 /tests/configs/simple-timing-ruby.py | |
| parent | bfec60ad3a24a0977e9da2b052614c273918bd5d (diff) | |
| download | gem5-020e923ba7f027b7b3b18ccf8ac208c576d75b95.tar.xz | |
Configs: Use connectAllPorts to connect ports for simple-timing-ruby.
Diffstat (limited to 'tests/configs/simple-timing-ruby.py')
| -rw-r--r-- | tests/configs/simple-timing-ruby.py | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/tests/configs/simple-timing-ruby.py b/tests/configs/simple-timing-ruby.py index 1d67f6f97..d03b86068 100644 --- a/tests/configs/simple-timing-ruby.py +++ b/tests/configs/simple-timing-ruby.py @@ -82,8 +82,7 @@ assert(len(system.ruby._cpu_ruby_ports) == 1) # Tie the cpu cache ports to the ruby cpu ports and # physmem, respectively # -cpu.icache_port = system.ruby._cpu_ruby_ports[0].port -cpu.dcache_port = system.ruby._cpu_ruby_ports[0].port +cpu.connectAllPorts(system.ruby._cpu_ruby_ports[0]) # ----------------------- # run simulation |