summaryrefslogtreecommitdiff
path: root/tests/configs/simple-timing.py
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2015-05-05 03:22:24 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2015-05-05 03:22:24 -0400
commit0ebbf3f9512609c089257158abd14b9366b72b52 (patch)
treef4cf1da2c6b2cb619319fe03653556206916f8c4 /tests/configs/simple-timing.py
parent33e3e370f217badf6f309e601c16f09eb3080f22 (diff)
downloadgem5-0ebbf3f9512609c089257158abd14b9366b72b52.tar.xz
mem: Add missing stats update for uncacheable MSHRs
This patch adds a missing counter update for the uncacheable accesses. By updating this counter we also get a meaningful average latency for uncacheable accesses (previously inf).
Diffstat (limited to 'tests/configs/simple-timing.py')
0 files changed, 0 insertions, 0 deletions