summaryrefslogtreecommitdiff
path: root/tests/configs/tgen-simple-mem.py
diff options
context:
space:
mode:
authorAkash Bagdia <akash.bagdia@arm.com>2013-08-19 03:52:28 -0400
committerAkash Bagdia <akash.bagdia@arm.com>2013-08-19 03:52:28 -0400
commite7e17f92db8b249aaf99eb93a2447937d78270d5 (patch)
tree980dd4678997a5c360ed770b2ce1a225cd0eea32 /tests/configs/tgen-simple-mem.py
parenta8480fe1c34db25ae8acb5f79d571bc924e0daeb (diff)
downloadgem5-e7e17f92db8b249aaf99eb93a2447937d78270d5.tar.xz
power: Add voltage domains to the clock domains
This patch adds the notion of voltage domains, and groups clock domains that operate under the same voltage (i.e. power supply) into domains. Each clock domain is required to be associated with a voltage domain, and the latter requires the voltage to be explicitly set. A voltage domain is an independently controllable voltage supply being provided to section of the design. Thus, if you wish to perform dynamic voltage scaling on a CPU, its clock domain should be associated with a separate voltage domain. The current implementation of the voltage domain does not take into consideration cases where there are derived voltage domains running at ratio of native voltage domains, as with the case where there can be on-chip buck/boost (charge pumps) voltage regulation logic. The regression and configuration scripts are updated with a generic voltage domain for the system, and one for the CPUs.
Diffstat (limited to 'tests/configs/tgen-simple-mem.py')
-rw-r--r--tests/configs/tgen-simple-mem.py4
1 files changed, 3 insertions, 1 deletions
diff --git a/tests/configs/tgen-simple-mem.py b/tests/configs/tgen-simple-mem.py
index 2d39a2ab0..5e241a25a 100644
--- a/tests/configs/tgen-simple-mem.py
+++ b/tests/configs/tgen-simple-mem.py
@@ -50,7 +50,9 @@ cpu = TrafficGen(config_file = "tests/quick/se/70.tgen/tgen-simple-mem.cfg")
# system simulated
system = System(cpu = cpu, physmem = SimpleMemory(),
membus = NoncoherentBus(width = 16),
- clk_domain = SrcClockDomain(clock = '1GHz'))
+ clk_domain = SrcClockDomain(clock = '1GHz',
+ voltage_domain =
+ VoltageDomain()))
# add a communication monitor, and also trace all the packets
system.monitor = CommMonitor(trace_file = "monitor.ptrc.gz")