diff options
| author | Ron Dreslinski <rdreslin@umich.edu> | 2006-10-11 01:18:20 -0400 |
|---|---|---|
| committer | Ron Dreslinski <rdreslin@umich.edu> | 2006-10-11 01:18:20 -0400 |
| commit | 60252f8e63dae98f2ee7b99336f567a99837edd4 (patch) | |
| tree | 496a10f66a2428a16ac98c25e8e7ae1b048c3321 /tests/configs | |
| parent | 4e35c5656f02c5158fab8082607a000dd85e053c (diff) | |
| download | gem5-60252f8e63dae98f2ee7b99336f567a99837edd4.tar.xz | |
Interesting memtest finally.
Get over 500,000 reads on each of 8 testers before memory leak becomes large.
tests/configs/memtest.py:
Update test to be more interesting
--HG--
extra : convert_revision : 4258b798fbeeed2a376f1bfac100a109eb05620e
Diffstat (limited to 'tests/configs')
| -rw-r--r-- | tests/configs/memtest.py | 10 |
1 files changed, 6 insertions, 4 deletions
diff --git a/tests/configs/memtest.py b/tests/configs/memtest.py index 17992976c..116e71af6 100644 --- a/tests/configs/memtest.py +++ b/tests/configs/memtest.py @@ -53,14 +53,14 @@ class L2(BaseCache): #MAX CORES IS 8 with the fals sharing method nb_cores = 8 -cpus = [ MemTest(max_loads=1e12, percent_uncacheable=0) for i in xrange(nb_cores) ] +cpus = [ MemTest(max_loads=1e12, percent_uncacheable=0, progress_interval=1000) for i in xrange(nb_cores) ] # system simulated system = System(cpu = cpus, funcmem = PhysicalMemory(), - physmem = PhysicalMemory(), membus = Bus()) + physmem = PhysicalMemory(), membus = Bus(clock="500GHz", width=16)) # l2cache & bus -system.toL2Bus = Bus() +system.toL2Bus = Bus(clock="500GHz", width=16) system.l2c = L2(size='64kB', assoc=8) system.l2c.cpu_side = system.toL2Bus.port @@ -90,4 +90,6 @@ system.physmem.port = system.membus.port root = Root( system = system ) root.system.mem_mode = 'timing' -root.trace.flags="Cache" +#root.trace.flags="Cache CachePort Bus" +#root.trace.cycle=3810800 + |