diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2011-02-07 19:23:13 -0800 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2011-02-07 19:23:13 -0800 |
commit | 0851580aada37c8e1b1d2b695100fbcfaf4e0946 (patch) | |
tree | 96eea53d6309ddb9f4bfac61767e53bfcdb44037 /tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt | |
parent | 1b64bfa933745294667158d0ce22180780b2a22e (diff) | |
download | gem5-0851580aada37c8e1b1d2b695100fbcfaf4e0946.tar.xz |
Stats: Re update stats.
Diffstat (limited to 'tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt')
-rw-r--r-- | tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt | 31 |
1 files changed, 27 insertions, 4 deletions
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt index 240486239..9ddf470e4 100644 --- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 207877 # Simulator instruction rate (inst/s) -host_mem_usage 206352 # Number of bytes of host memory used -host_seconds 2720.61 # Real time elapsed on the host -host_tick_rate 59832123 # Simulator tick rate (ticks/s) +host_inst_rate 121046 # Simulator instruction rate (inst/s) +host_mem_usage 226784 # Number of bytes of host memory used +host_seconds 4672.20 # Real time elapsed on the host +host_tick_rate 34840083 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 565552443 # Number of instructions simulated sim_seconds 0.162780 # Number of seconds simulated @@ -37,6 +37,9 @@ system.cpu.commit.COM:committed_per_cycle::min_value 0 system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu.commit.COM:committed_per_cycle::total 315794082 # Number of insts commited each cycle system.cpu.commit.COM:count 601856963 # Number of instructions committed +system.cpu.commit.COM:fp_insts 1520 # Number of committed floating point instructions. +system.cpu.commit.COM:function_calls 1197610 # Number of function calls committed. +system.cpu.commit.COM:int_insts 563954763 # Number of committed integer instructions. system.cpu.commit.COM:loads 114514042 # Number of loads committed system.cpu.commit.COM:membars 0 # Number of memory barriers committed system.cpu.commit.COM:refs 153965363 # Number of memory references committed @@ -171,6 +174,8 @@ system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Nu system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::total 325492829 # Number of instructions fetched each cycle (Total) +system.cpu.fp_regfile_reads 265 # number of floating regfile reads +system.cpu.fp_regfile_writes 58 # number of floating regfile writes system.cpu.icache.ReadReq_accesses 65560315 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_avg_miss_latency 36252.118644 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency 35514.835165 # average ReadReq mshr miss latency @@ -270,6 +275,8 @@ system.cpu.iew.lsq.thread.0.squashedStores 3177577 # system.cpu.iew.memOrderViolationEvents 70243 # Number of memory order violations system.cpu.iew.predictedNotTakenIncorrect 943658 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 3659139 # Number of branches that were predicted taken incorrectly +system.cpu.int_regfile_reads 844691087 # number of integer regfile reads +system.cpu.int_regfile_writes 489153092 # number of integer regfile writes system.cpu.ipc 1.737170 # IPC: Instructions Per Cycle system.cpu.ipc_total 1.737170 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -361,6 +368,14 @@ system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle system.cpu.iq.ISSUE:issued_per_cycle::total 325492829 # Number of insts issued each cycle system.cpu.iq.ISSUE:rate 1.859166 # Inst issue rate +system.cpu.iq.fp_alu_accesses 1679 # Number of floating point alu accesses +system.cpu.iq.fp_inst_queue_reads 3330 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_wakeup_accesses 1605 # Number of floating instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_writes 1800 # Number of floating instruction queue writes +system.cpu.iq.int_alu_accesses 612363224 # Number of integer alu accesses +system.cpu.iq.int_inst_queue_reads 1543136462 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_wakeup_accesses 595804344 # Number of integer instruction queue wakeup accesses +system.cpu.iq.int_inst_queue_writes 671661588 # Number of integer instruction queue writes system.cpu.iq.iqInstsAdded 619293624 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqInstsIssued 605269413 # Number of instructions issued system.cpu.iq.iqNonSpecInstsAdded 25 # Number of non-speculative instructions added to the IQ @@ -457,7 +472,11 @@ system.cpu.memDep0.conflictingLoads 17165638 # Nu system.cpu.memDep0.conflictingStores 12779208 # Number of conflicting stores. system.cpu.memDep0.insertedLoads 126095826 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 42628898 # Number of stores inserted to the mem dependence unit. +system.cpu.misc_regfile_reads 1 # number of misc regfile reads +system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.numCycles 325559560 # number of cpu cycles simulated +system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.rename.RENAME:BlockCycles 12578826 # Number of cycles rename is blocking system.cpu.rename.RENAME:CommittedMaps 463854889 # Number of HB maps that are committed system.cpu.rename.RENAME:IQFullEvents 31670463 # Number of times rename has blocked due to IQ full @@ -471,10 +490,14 @@ system.cpu.rename.RENAME:RunCycles 115552585 # Nu system.cpu.rename.RENAME:SquashCycles 9698747 # Number of cycles rename is squashing system.cpu.rename.RENAME:UnblockCycles 37704265 # Number of cycles rename is unblocking system.cpu.rename.RENAME:UndoneMaps 54254608 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:fp_rename_lookups 1958 # Number of floating rename lookups +system.cpu.rename.RENAME:int_rename_lookups 894826947 # Number of integer rename lookups system.cpu.rename.RENAME:serializeStallCycles 531 # count of cycles rename stalled for serializing inst system.cpu.rename.RENAME:serializingInsts 30 # count of serializing insts renamed system.cpu.rename.RENAME:skidInsts 73685603 # count of insts added to the skid buffer system.cpu.rename.RENAME:tempSerializingInsts 29 # count of temporary serializing insts renamed +system.cpu.rob.rob_reads 958179178 # The number of ROB reads +system.cpu.rob.rob_writes 1334457472 # The number of ROB writes system.cpu.timesIdled 2072 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 17 # Number of system calls |