summaryrefslogtreecommitdiff
path: root/tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2011-04-22 10:18:51 -0700
committerNathan Binkert <nate@binkert.org>2011-04-22 10:18:51 -0700
commita7e27f9a82300f213b268264e1dede222d26bd4d (patch)
tree905f84d6e06111d4a243c18a1899e932646bdced /tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
parent2342aa2ebbb9dfe232eafcd20f01a8dd95ebfcc0 (diff)
downloadgem5-a7e27f9a82300f213b268264e1dede222d26bd4d.tar.xz
tests: updates for stat name change
Diffstat (limited to 'tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt')
-rw-r--r--tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt28
1 files changed, 14 insertions, 14 deletions
diff --git a/tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
index 3f1d069d1..3d92c2fae 100644
--- a/tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
+++ b/tests/long/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 247292 # Simulator instruction rate (inst/s)
-host_mem_usage 292024 # Number of bytes of host memory used
-host_seconds 214.68 # Real time elapsed on the host
-host_tick_rate 8681128138 # Simulator tick rate (ticks/s)
+host_inst_rate 146689 # Simulator instruction rate (inst/s)
+host_mem_usage 295516 # Number of bytes of host memory used
+host_seconds 361.92 # Real time elapsed on the host
+host_tick_rate 5149474067 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 53089625 # Number of instructions simulated
sim_seconds 1.863702 # Number of seconds simulated
@@ -360,16 +360,16 @@ system.cpu.iew.iewIdleCycles 0 # Nu
system.cpu.iew.iewLSQFullEvents 12252 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles 1435065 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 608300 # Number of cycles IEW is unblocking
-system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread.0.cacheBlocked 167273 # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.lsq.thread.0.forwLoads 486953 # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread.0.ignoredResponses 6665 # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread.0.memOrderViolation 18985 # Number of memory ordering violations
-system.cpu.iew.lsq.thread.0.rescheduledLoads 17936 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread.0.squashedLoads 1381305 # Number of loads squashed
-system.cpu.iew.lsq.thread.0.squashedStores 456751 # Number of stores squashed
+system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread0.cacheBlocked 167273 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread0.forwLoads 486953 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread0.ignoredResponses 6665 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread0.memOrderViolation 18985 # Number of memory ordering violations
+system.cpu.iew.lsq.thread0.rescheduledLoads 17936 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.squashedLoads 1381305 # Number of loads squashed
+system.cpu.iew.lsq.thread0.squashedStores 456751 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 18985 # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect 404859 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 429533 # Number of branches that were predicted taken incorrectly