diff options
author | Ali Saidi <saidi@eecs.umich.edu> | 2011-09-13 12:58:09 -0400 |
---|---|---|
committer | Ali Saidi <saidi@eecs.umich.edu> | 2011-09-13 12:58:09 -0400 |
commit | 28a2236ec18e3d5a82d6f7caffbf8285aec48b38 (patch) | |
tree | bfd2d8d78733f95b30e9f671229ce2f0f55f4d94 /tests/long/10.linux-boot/ref/arm/linux | |
parent | 649c239ceef2d107fae253b1008c6f214f242d73 (diff) | |
download | gem5-28a2236ec18e3d5a82d6f7caffbf8285aec48b38.tar.xz |
O3: Update stats for new ordering fix.
Diffstat (limited to 'tests/long/10.linux-boot/ref/arm/linux')
7 files changed, 1575 insertions, 1585 deletions
diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini index 4580778bd..3a986614c 100644 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini @@ -9,13 +9,13 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus nvmem physmem realview terminal toL2Bus vncserver boot_cpu_frequency=500 -boot_loader=/chips/pd/randd/dist/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_loader_mem=system.nvmem boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/chips/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing @@ -63,7 +63,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/chips/pd/randd/dist/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu0] diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simerr b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simerr index 523f8a126..04178bb32 100755 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simerr +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simerr @@ -13,7 +13,6 @@ warn: instruction 'mcr icimvau' unimplemented warn: instruction 'mcr bpiallis' unimplemented warn: LCD dual screen mode not supported warn: Returning thumbEE disabled for now since we don't support CP14config registers and jumping to ThumbEE vectors -warn: Returning thumbEE disabled for now since we don't support CP14config registers and jumping to ThumbEE vectors warn: instruction 'mcr icialluis' unimplemented warn: instruction 'mcr icialluis' unimplemented hack: be nice to actually delete the event here diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simout b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simout index dcb3e878e..eb8b03237 100755 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simout +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3-dual/simout +Redirecting stderr to build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3-dual/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 18 2011 16:54:46 -gem5 started Aug 18 2011 17:16:56 -gem5 executing on u200439-lin.austin.arm.com +gem5 compiled Aug 20 2011 15:41:18 +gem5 started Aug 20 2011 15:46:02 +gem5 executing on zizzer command line: build/ARM_FS/gem5.opt -d build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3-dual -re tests/run.py build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3-dual Global frequency set at 1000000000000 ticks per second -info: kernel located at: /chips/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8 +info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 info: Using bootloader at address 0x80000000 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 2582677547500 because m5_exit instruction encountered +Exiting @ tick 2582520130500 because m5_exit instruction encountered diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt index a5d979727..b36a36f09 100644 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt @@ -1,140 +1,140 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.582678 # Number of seconds simulated -sim_ticks 2582677547500 # Number of ticks simulated +sim_seconds 2.582520 # Number of seconds simulated +sim_ticks 2582520130500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 75295 # Simulator instruction rate (inst/s) -host_tick_rate 2435818565 # Simulator tick rate (ticks/s) -host_mem_usage 423776 # Number of bytes of host memory used -host_seconds 1060.29 # Real time elapsed on the host -sim_insts 79834358 # Number of instructions simulated -system.l2c.replacements 130785 # number of replacements -system.l2c.tagsinuse 27318.484309 # Cycle average of tags in use -system.l2c.total_refs 1826531 # Total number of references to valid blocks. -system.l2c.sampled_refs 161304 # Sample count of references to valid blocks. -system.l2c.avg_refs 11.323532 # Average number of references to valid blocks. +host_inst_rate 84908 # Simulator instruction rate (inst/s) +host_tick_rate 2745493933 # Simulator tick rate (ticks/s) +host_mem_usage 385348 # Number of bytes of host memory used +host_seconds 940.64 # Real time elapsed on the host +sim_insts 79867485 # Number of instructions simulated +system.l2c.replacements 132224 # number of replacements +system.l2c.tagsinuse 27582.981749 # Cycle average of tags in use +system.l2c.total_refs 1821382 # Total number of references to valid blocks. +system.l2c.sampled_refs 162180 # Sample count of references to valid blocks. +system.l2c.avg_refs 11.230620 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::0 5406.863178 # Average occupied blocks per context -system.l2c.occ_blocks::1 6677.424533 # Average occupied blocks per context -system.l2c.occ_blocks::2 15234.196598 # Average occupied blocks per context -system.l2c.occ_percent::0 0.082502 # Average percentage of cache occupancy -system.l2c.occ_percent::1 0.101889 # Average percentage of cache occupancy -system.l2c.occ_percent::2 0.232455 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::0 803697 # number of ReadReq hits -system.l2c.ReadReq_hits::1 562068 # number of ReadReq hits -system.l2c.ReadReq_hits::2 188134 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1553899 # number of ReadReq hits -system.l2c.Writeback_hits::0 603483 # number of Writeback hits -system.l2c.Writeback_hits::total 603483 # number of Writeback hits -system.l2c.UpgradeReq_hits::0 1202 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::1 810 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 2012 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::0 219 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::1 351 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 570 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::0 63626 # number of ReadExReq hits -system.l2c.ReadExReq_hits::1 37284 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 100910 # number of ReadExReq hits -system.l2c.demand_hits::0 867323 # number of demand (read+write) hits -system.l2c.demand_hits::1 599352 # number of demand (read+write) hits -system.l2c.demand_hits::2 188134 # number of demand (read+write) hits -system.l2c.demand_hits::total 1654809 # number of demand (read+write) hits -system.l2c.overall_hits::0 867323 # number of overall hits -system.l2c.overall_hits::1 599352 # number of overall hits -system.l2c.overall_hits::2 188134 # number of overall hits -system.l2c.overall_hits::total 1654809 # number of overall hits -system.l2c.ReadReq_misses::0 22876 # number of ReadReq misses -system.l2c.ReadReq_misses::1 16980 # number of ReadReq misses -system.l2c.ReadReq_misses::2 159 # number of ReadReq misses -system.l2c.ReadReq_misses::total 40015 # number of ReadReq misses -system.l2c.UpgradeReq_misses::0 6837 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::1 3470 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 10307 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::0 768 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::1 499 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1267 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::0 99026 # number of ReadExReq misses -system.l2c.ReadExReq_misses::1 49105 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 148131 # number of ReadExReq misses -system.l2c.demand_misses::0 121902 # number of demand (read+write) misses -system.l2c.demand_misses::1 66085 # number of demand (read+write) misses -system.l2c.demand_misses::2 159 # number of demand (read+write) misses -system.l2c.demand_misses::total 188146 # number of demand (read+write) misses -system.l2c.overall_misses::0 121902 # number of overall misses -system.l2c.overall_misses::1 66085 # number of overall misses -system.l2c.overall_misses::2 159 # number of overall misses -system.l2c.overall_misses::total 188146 # number of overall misses -system.l2c.ReadReq_miss_latency 2090784500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency 57155000 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency 7364000 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency 7771362499 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency 9862146999 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency 9862146999 # number of overall miss cycles -system.l2c.ReadReq_accesses::0 826573 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::1 579048 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::2 188293 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1593914 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::0 603483 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 603483 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::0 8039 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::1 4280 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 12319 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::0 987 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::1 850 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1837 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::0 162652 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::1 86389 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 249041 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::0 989225 # number of demand (read+write) accesses -system.l2c.demand_accesses::1 665437 # number of demand (read+write) accesses -system.l2c.demand_accesses::2 188293 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1842955 # number of demand (read+write) accesses -system.l2c.overall_accesses::0 989225 # number of overall (read+write) accesses -system.l2c.overall_accesses::1 665437 # number of overall (read+write) accesses -system.l2c.overall_accesses::2 188293 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1842955 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::0 0.027676 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::1 0.029324 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::2 0.000844 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.057844 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::0 0.850479 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::1 0.810748 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::0 0.778116 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::1 0.587059 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::0 0.608821 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::1 0.568417 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::0 0.123230 # miss rate for demand accesses -system.l2c.demand_miss_rate::1 0.099311 # miss rate for demand accesses -system.l2c.demand_miss_rate::2 0.000844 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.223385 # miss rate for demand accesses -system.l2c.overall_miss_rate::0 0.123230 # miss rate for overall accesses -system.l2c.overall_miss_rate::1 0.099311 # miss rate for overall accesses -system.l2c.overall_miss_rate::2 0.000844 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.223385 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::0 91396.419829 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::1 123132.184923 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::2 13149588.050314 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 13364116.655067 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::0 8359.660670 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::1 16471.181556 # average UpgradeReq miss latency +system.l2c.occ_blocks::0 5000.765535 # Average occupied blocks per context +system.l2c.occ_blocks::1 7177.119061 # Average occupied blocks per context +system.l2c.occ_blocks::2 15405.097153 # Average occupied blocks per context +system.l2c.occ_percent::0 0.076306 # Average percentage of cache occupancy +system.l2c.occ_percent::1 0.109514 # Average percentage of cache occupancy +system.l2c.occ_percent::2 0.235063 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::0 739666 # number of ReadReq hits +system.l2c.ReadReq_hits::1 629011 # number of ReadReq hits +system.l2c.ReadReq_hits::2 183263 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1551940 # number of ReadReq hits +system.l2c.Writeback_hits::0 599118 # number of Writeback hits +system.l2c.Writeback_hits::total 599118 # number of Writeback hits +system.l2c.UpgradeReq_hits::0 1040 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::1 1060 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 2100 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::0 181 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::1 449 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 630 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::0 58369 # number of ReadExReq hits +system.l2c.ReadExReq_hits::1 39072 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 97441 # number of ReadExReq hits +system.l2c.demand_hits::0 798035 # number of demand (read+write) hits +system.l2c.demand_hits::1 668083 # number of demand (read+write) hits +system.l2c.demand_hits::2 183263 # number of demand (read+write) hits +system.l2c.demand_hits::total 1649381 # number of demand (read+write) hits +system.l2c.overall_hits::0 798035 # number of overall hits +system.l2c.overall_hits::1 668083 # number of overall hits +system.l2c.overall_hits::2 183263 # number of overall hits +system.l2c.overall_hits::total 1649381 # number of overall hits +system.l2c.ReadReq_misses::0 19689 # number of ReadReq misses +system.l2c.ReadReq_misses::1 20600 # number of ReadReq misses +system.l2c.ReadReq_misses::2 170 # number of ReadReq misses +system.l2c.ReadReq_misses::total 40459 # number of ReadReq misses +system.l2c.UpgradeReq_misses::0 7392 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::1 3836 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 11228 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::0 864 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::1 461 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1325 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::0 98007 # number of ReadExReq misses +system.l2c.ReadExReq_misses::1 50222 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 148229 # number of ReadExReq misses +system.l2c.demand_misses::0 117696 # number of demand (read+write) misses +system.l2c.demand_misses::1 70822 # number of demand (read+write) misses +system.l2c.demand_misses::2 170 # number of demand (read+write) misses +system.l2c.demand_misses::total 188688 # number of demand (read+write) misses +system.l2c.overall_misses::0 117696 # number of overall misses +system.l2c.overall_misses::1 70822 # number of overall misses +system.l2c.overall_misses::2 170 # number of overall misses +system.l2c.overall_misses::total 188688 # number of overall misses +system.l2c.ReadReq_miss_latency 2113875000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency 61547500 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency 8091500 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency 7780940999 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency 9894815999 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency 9894815999 # number of overall miss cycles +system.l2c.ReadReq_accesses::0 759355 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::1 649611 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::2 183433 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1592399 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::0 599118 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 599118 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::0 8432 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::1 4896 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 13328 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::0 1045 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::1 910 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1955 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::0 156376 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::1 89294 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 245670 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::0 915731 # number of demand (read+write) accesses +system.l2c.demand_accesses::1 738905 # number of demand (read+write) accesses +system.l2c.demand_accesses::2 183433 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1838069 # number of demand (read+write) accesses +system.l2c.overall_accesses::0 915731 # number of overall (read+write) accesses +system.l2c.overall_accesses::1 738905 # number of overall (read+write) accesses +system.l2c.overall_accesses::2 183433 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1838069 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::0 0.025929 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::1 0.031711 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::2 0.000927 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.058567 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::0 0.876660 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::1 0.783497 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::0 0.826794 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::1 0.506593 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::0 0.626739 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::1 0.562434 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::0 0.128527 # miss rate for demand accesses +system.l2c.demand_miss_rate::1 0.095847 # miss rate for demand accesses +system.l2c.demand_miss_rate::2 0.000927 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.225301 # miss rate for demand accesses +system.l2c.overall_miss_rate::0 0.128527 # miss rate for overall accesses +system.l2c.overall_miss_rate::1 0.095847 # miss rate for overall accesses +system.l2c.overall_miss_rate::2 0.000927 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.225301 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::0 107363.248514 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::1 102615.291262 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::2 12434558.823529 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 12644537.363306 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::0 8326.231061 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::1 16044.708029 # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::2 inf # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::total inf # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::0 9588.541667 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::1 14757.515030 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::0 9365.162037 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::1 17552.060738 # average SCUpgradeReq miss latency system.l2c.SCUpgradeReq_avg_miss_latency::2 inf # average SCUpgradeReq miss latency system.l2c.SCUpgradeReq_avg_miss_latency::total inf # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::0 78478.000717 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::1 158260.105875 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::0 79391.686298 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::1 154930.926666 # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::2 inf # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::total inf # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::0 80902.257543 # average overall miss latency -system.l2c.demand_avg_miss_latency::1 149234.274026 # average overall miss latency -system.l2c.demand_avg_miss_latency::2 62026081.754717 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 62256218.286286 # average overall miss latency -system.l2c.overall_avg_miss_latency::0 80902.257543 # average overall miss latency -system.l2c.overall_avg_miss_latency::1 149234.274026 # average overall miss latency -system.l2c.overall_avg_miss_latency::2 62026081.754717 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 62256218.286286 # average overall miss latency +system.l2c.demand_avg_miss_latency::0 84070.962471 # average overall miss latency +system.l2c.demand_avg_miss_latency::1 139713.874206 # average overall miss latency +system.l2c.demand_avg_miss_latency::2 58204799.994118 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 58428584.830795 # average overall miss latency +system.l2c.overall_avg_miss_latency::0 84070.962471 # average overall miss latency +system.l2c.overall_avg_miss_latency::1 139713.874206 # average overall miss latency +system.l2c.overall_avg_miss_latency::2 58204799.994118 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 58428584.830795 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -143,56 +143,56 @@ system.l2c.avg_blocked_cycles::no_mshrs no_value # av system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks 111655 # number of writebacks -system.l2c.ReadReq_mshr_hits 99 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits 99 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits 99 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses 39916 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses 10307 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses 1267 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses 148131 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses 188047 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses 188047 # number of overall MSHR misses +system.l2c.writebacks 112853 # number of writebacks +system.l2c.ReadReq_mshr_hits 94 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits 94 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits 94 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses 40365 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses 11228 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses 1325 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses 148229 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses 188594 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses 188594 # number of overall MSHR misses system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.l2c.ReadReq_mshr_miss_latency 1599541500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency 412620000 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency 50764500 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency 5935595999 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency 7535137499 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency 7535137499 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency 131969781000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency 32516901535 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency 164486682535 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::0 0.048291 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::1 0.068934 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::2 0.211989 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.329214 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::0 1.282125 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::1 2.408178 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadReq_mshr_miss_latency 1617473000 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency 449580000 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency 53034500 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency 5939516999 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency 7556989999 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency 7556989999 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency 131965465500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency 32542103084 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency 164507568584 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::0 0.053157 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::1 0.062137 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::2 0.220053 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.335347 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::0 1.331594 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::1 2.293301 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::2 inf # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::total inf # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::0 1.283688 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::1 1.490588 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::0 1.267943 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::1 1.456044 # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::2 inf # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::total inf # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::0 0.910724 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::1 1.714697 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::0 0.947901 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::1 1.660011 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::2 inf # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::total inf # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::0 0.190095 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::1 0.282592 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::2 0.998694 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 1.471381 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::0 0.190095 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::1 0.282592 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::2 0.998694 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 1.471381 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency 40072.690149 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency 40032.987290 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency 40066.692976 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency 40069.911085 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency 40070.500986 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency 40070.500986 # average overall mshr miss latency +system.l2c.demand_mshr_miss_rate::0 0.205949 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::1 0.255234 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::2 1.028136 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 1.489319 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::0 0.205949 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::1 0.255234 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::2 1.028136 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 1.489319 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency 40071.175523 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency 40040.969006 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency 40026.037736 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency 40069.871611 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency 40070.150689 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency 40070.150689 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency @@ -207,27 +207,27 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 41192849 # DTB read hits -system.cpu0.dtb.read_misses 63693 # DTB read misses -system.cpu0.dtb.write_hits 7450240 # DTB write hits -system.cpu0.dtb.write_misses 14279 # DTB write misses +system.cpu0.dtb.read_hits 42414340 # DTB read hits +system.cpu0.dtb.read_misses 56223 # DTB read misses +system.cpu0.dtb.write_hits 6898086 # DTB write hits +system.cpu0.dtb.write_misses 11305 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 2696 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 5912 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 640 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 2713 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 11513 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 590 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 1671 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 41256542 # DTB read accesses -system.cpu0.dtb.write_accesses 7464519 # DTB write accesses +system.cpu0.dtb.perms_faults 1641 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 42470563 # DTB read accesses +system.cpu0.dtb.write_accesses 6909391 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 48643089 # DTB hits -system.cpu0.dtb.misses 77972 # DTB misses -system.cpu0.dtb.accesses 48721061 # DTB accesses -system.cpu0.itb.inst_hits 7154156 # ITB inst hits -system.cpu0.itb.inst_misses 18344 # ITB inst misses +system.cpu0.dtb.hits 49312426 # DTB hits +system.cpu0.dtb.misses 67528 # DTB misses +system.cpu0.dtb.accesses 49379954 # DTB accesses +system.cpu0.itb.inst_hits 6438737 # ITB inst hits +system.cpu0.itb.inst_misses 18334 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -236,520 +236,516 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1605 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 1587 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 6284 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 6092 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 7172500 # ITB inst accesses -system.cpu0.itb.hits 7154156 # DTB hits -system.cpu0.itb.misses 18344 # DTB misses -system.cpu0.itb.accesses 7172500 # DTB accesses -system.cpu0.numCycles 357540967 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 6457071 # ITB inst accesses +system.cpu0.itb.hits 6438737 # DTB hits +system.cpu0.itb.misses 18334 # DTB misses +system.cpu0.itb.accesses 6457071 # DTB accesses +system.cpu0.numCycles 352502516 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.BPredUnit.lookups 9593725 # Number of BP lookups -system.cpu0.BPredUnit.condPredicted 7120843 # Number of conditional branches predicted -system.cpu0.BPredUnit.condIncorrect 688397 # Number of conditional branches incorrect -system.cpu0.BPredUnit.BTBLookups 8086863 # Number of BTB lookups -system.cpu0.BPredUnit.BTBHits 5605356 # Number of BTB hits +system.cpu0.BPredUnit.lookups 8652992 # Number of BP lookups +system.cpu0.BPredUnit.condPredicted 6404778 # Number of conditional branches predicted +system.cpu0.BPredUnit.condIncorrect 637693 # Number of conditional branches incorrect +system.cpu0.BPredUnit.BTBLookups 7363134 # Number of BTB lookups +system.cpu0.BPredUnit.BTBHits 5053345 # Number of BTB hits system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.BPredUnit.usedRAS 917445 # Number of times the RAS was used to get a target. -system.cpu0.BPredUnit.RASInCorrect 151480 # Number of incorrect RAS predictions. -system.cpu0.fetch.icacheStallCycles 18599757 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 50204356 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 9593725 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 6522801 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 12725278 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 3026243 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 114823 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 80197472 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 1938 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 119675 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 131982 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 222 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 7147681 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 329179 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 9806 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 114004183 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.572281 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 1.836691 # Number of instructions fetched each cycle (Total) +system.cpu0.BPredUnit.usedRAS 807352 # Number of times the RAS was used to get a target. +system.cpu0.BPredUnit.RASInCorrect 136692 # Number of incorrect RAS predictions. +system.cpu0.fetch.icacheStallCycles 16884109 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 45966993 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 8652992 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 5860697 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 11522341 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 2668103 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 112168 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 79167270 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 2014 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 119305 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 115037 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 246 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 6432455 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 291981 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 9711 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 109779148 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.541337 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 1.795461 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 101298717 88.86% 88.86% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 1249230 1.10% 89.95% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1702654 1.49% 91.44% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1440887 1.26% 92.71% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 1218688 1.07% 93.78% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 996216 0.87% 94.65% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 913152 0.80% 95.45% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 546684 0.48% 95.93% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4637955 4.07% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 98275003 89.52% 89.52% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 1141137 1.04% 90.56% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1489424 1.36% 91.92% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 1304085 1.19% 93.10% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 1112037 1.01% 94.12% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 879763 0.80% 94.92% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 783842 0.71% 95.63% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 505631 0.46% 96.09% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4288226 3.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 114004183 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.026833 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.140416 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 19798941 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 79925582 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 11493306 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 769981 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 2016373 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 1516743 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 98250 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 62465027 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 321354 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 2016373 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 20942863 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 33418227 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 41890543 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 11135381 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 4600796 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 59851687 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 1820 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 622371 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 3206696 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 196 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 60092077 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 271645522 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 271595503 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 50019 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 44620651 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 15471425 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 873594 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 797183 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 8821523 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 12757061 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 8422181 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1717649 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1992572 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 55833489 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1355727 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 82528607 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 169777 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 11480759 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 26808481 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 257868 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 114004183 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.723909 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.428339 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 109779148 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.024547 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.130402 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 18050945 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 78849390 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 10366657 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 743574 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1768582 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 1352275 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 89418 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 56923097 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 298418 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1768582 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 19113011 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 33326039 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 41047359 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 10060323 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 4463834 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 54560689 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 1472 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 580904 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 3150021 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 227 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 54846534 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 247844774 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 247794895 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 49879 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 41443860 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 13402673 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 827250 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 762254 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 8494444 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 11787351 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 7696820 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1444181 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1562010 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 51022975 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1296408 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 80307756 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 139273 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 9946263 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 22977035 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 252908 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 109779148 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.731539 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.440195 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 83031906 72.83% 72.83% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 10859028 9.53% 82.36% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4622462 4.05% 86.41% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 3473838 3.05% 89.46% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 9590269 8.41% 97.87% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1336341 1.17% 99.04% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 758222 0.67% 99.71% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 245908 0.22% 99.92% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 86209 0.08% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 80155628 73.02% 73.02% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 10112206 9.21% 82.23% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 4137187 3.77% 86.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 3171994 2.89% 88.88% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 9961890 9.07% 97.96% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1265964 1.15% 99.11% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 671041 0.61% 99.72% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 224336 0.20% 99.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 78902 0.07% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 114004183 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 109779148 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 40984 0.54% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 430 0.01% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 7316558 95.62% 96.16% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 293687 3.84% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 37945 0.47% 0.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 630 0.01% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.48% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 7705227 95.96% 96.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 285473 3.56% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 88545 0.11% 0.11% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 32461139 39.33% 39.44% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 66584 0.08% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 5 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 2 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 4 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 1699 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 39.52% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 41999048 50.89% 90.41% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 7911577 9.59% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 88461 0.11% 0.11% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 29747563 37.04% 37.15% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 62367 0.08% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 5 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 4 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 4 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 1707 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 37.23% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 43146000 53.73% 90.96% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 7261641 9.04% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 82528607 # Type of FU issued -system.cpu0.iq.rate 0.230823 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 7651659 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.092715 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 286948190 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 68723133 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 50664328 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 11541 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 7288 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 5232 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 90085763 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 5958 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 417346 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 80307756 # Type of FU issued +system.cpu0.iq.rate 0.227822 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 8029275 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.099981 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 278618763 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 62278383 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 46688761 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 11606 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 7153 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 5243 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 88242529 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 6041 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 399833 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2922980 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 6316 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 61885 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1142353 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2542386 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 5153 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 20600 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 1003035 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 30234184 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 13064 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 32220164 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 13264 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 2016373 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 25967321 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 376582 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 57371840 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 294662 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 12757061 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 8422181 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 894783 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 65983 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 6042 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 61885 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 548006 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 156688 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 704694 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 81662256 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 41659868 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 866351 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1768582 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 25955516 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 355771 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 52493661 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 246498 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 11787351 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 7696820 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 864266 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 62537 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 5227 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 20600 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 509776 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 136927 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 646703 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 79579333 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 42855337 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 728423 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 182624 # number of nop insts executed -system.cpu0.iew.exec_refs 49452351 # number of memory reference insts executed -system.cpu0.iew.exec_branches 7085446 # Number of branches executed -system.cpu0.iew.exec_stores 7792483 # Number of stores executed -system.cpu0.iew.exec_rate 0.228400 # Inst execution rate -system.cpu0.iew.wb_sent 81169545 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 50669560 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 26746507 # num instructions producing a value -system.cpu0.iew.wb_consumers 50218305 # num instructions consuming a value +system.cpu0.iew.exec_nop 174278 # number of nop insts executed +system.cpu0.iew.exec_refs 50025973 # number of memory reference insts executed +system.cpu0.iew.exec_branches 6436853 # Number of branches executed +system.cpu0.iew.exec_stores 7170636 # Number of stores executed +system.cpu0.iew.exec_rate 0.225755 # Inst execution rate +system.cpu0.iew.wb_sent 79157088 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 46694004 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 24804627 # num instructions producing a value +system.cpu0.iew.wb_consumers 46107956 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.141717 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.532605 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.132464 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.537968 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitCommittedInsts 45235360 # The number of committed instructions -system.cpu0.commit.commitSquashedInsts 11991795 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 1097859 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 616755 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 112037138 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.403753 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.265449 # Number of insts commited each cycle +system.cpu0.commit.commitCommittedInsts 41930270 # The number of committed instructions +system.cpu0.commit.commitSquashedInsts 10408005 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 1043500 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 570177 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 108054182 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.388049 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.248702 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 93611832 83.55% 83.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 10012247 8.94% 92.49% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2707975 2.42% 94.91% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1499111 1.34% 96.25% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1132088 1.01% 97.26% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 700448 0.63% 97.88% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 719513 0.64% 98.52% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 269232 0.24% 98.76% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1384692 1.24% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 91026362 84.24% 84.24% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 9315133 8.62% 92.86% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2453841 2.27% 95.13% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 1345650 1.25% 96.38% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1029771 0.95% 97.33% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 653477 0.60% 97.94% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 658529 0.61% 98.55% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 238490 0.22% 98.77% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1332929 1.23% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 112037138 # Number of insts commited each cycle -system.cpu0.commit.count 45235360 # Number of instructions committed +system.cpu0.commit.committed_per_cycle::total 108054182 # Number of insts commited each cycle +system.cpu0.commit.count 41930270 # Number of instructions committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 17113909 # Number of memory references committed -system.cpu0.commit.loads 9834081 # Number of loads committed -system.cpu0.commit.membars 304797 # Number of memory barriers committed -system.cpu0.commit.branches 6085015 # Number of branches committed -system.cpu0.commit.fp_insts 4916 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 40053285 # Number of committed integer instructions. -system.cpu0.commit.function_calls 683094 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1384692 # number cycles where commit BW limit reached +system.cpu0.commit.refs 15938750 # Number of memory references committed +system.cpu0.commit.loads 9244965 # Number of loads committed +system.cpu0.commit.membars 288660 # Number of memory barriers committed +system.cpu0.commit.branches 5543054 # Number of branches committed +system.cpu0.commit.fp_insts 4980 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 37176133 # Number of committed integer instructions. +system.cpu0.commit.function_calls 620334 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1332929 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 166715497 # The number of ROB reads -system.cpu0.rob.rob_writes 116483375 # The number of ROB writes -system.cpu0.timesIdled 1500698 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 243536784 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.committedInsts 45109533 # Number of Instructions Simulated -system.cpu0.committedInsts_total 45109533 # Number of Instructions Simulated -system.cpu0.cpi 7.926062 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 7.926062 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.126166 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.126166 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 365152407 # number of integer regfile reads -system.cpu0.int_regfile_writes 50032906 # number of integer regfile writes -system.cpu0.fp_regfile_reads 4200 # number of floating regfile reads +system.cpu0.rob.rob_reads 157975997 # The number of ROB reads +system.cpu0.rob.rob_writes 106454954 # The number of ROB writes +system.cpu0.timesIdled 1454281 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 242723368 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.committedInsts 41804443 # Number of Instructions Simulated +system.cpu0.committedInsts_total 41804443 # Number of Instructions Simulated +system.cpu0.cpi 8.432178 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 8.432178 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.118593 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.118593 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 354304839 # number of integer regfile reads +system.cpu0.int_regfile_writes 46156049 # number of integer regfile writes +system.cpu0.fp_regfile_reads 4230 # number of floating regfile reads system.cpu0.fp_regfile_writes 1342 # number of floating regfile writes -system.cpu0.misc_regfile_reads 71323581 # number of misc regfile reads -system.cpu0.misc_regfile_writes 671757 # number of misc regfile writes -system.cpu0.icache.replacements 594199 # number of replacements -system.cpu0.icache.tagsinuse 511.628418 # Cycle average of tags in use -system.cpu0.icache.total_refs 6500767 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 594711 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 10.930968 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 6436890000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::0 511.628418 # Average occupied blocks per context -system.cpu0.icache.occ_percent::0 0.999274 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::0 6500767 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6500767 # number of ReadReq hits -system.cpu0.icache.demand_hits::0 6500767 # number of demand (read+write) hits +system.cpu0.misc_regfile_reads 65708495 # number of misc regfile reads +system.cpu0.misc_regfile_writes 636034 # number of misc regfile writes +system.cpu0.icache.replacements 540132 # number of replacements +system.cpu0.icache.tagsinuse 511.623908 # Cycle average of tags in use +system.cpu0.icache.total_refs 5846805 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 540644 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 10.814519 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 16020223000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::0 511.623908 # Average occupied blocks per context +system.cpu0.icache.occ_percent::0 0.999265 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::0 5846805 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 5846805 # number of ReadReq hits +system.cpu0.icache.demand_hits::0 5846805 # number of demand (read+write) hits system.cpu0.icache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6500767 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::0 6500767 # number of overall hits +system.cpu0.icache.demand_hits::total 5846805 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::0 5846805 # number of overall hits system.cpu0.icache.overall_hits::1 0 # number of overall hits -system.cpu0.icache.overall_hits::total 6500767 # number of overall hits -system.cpu0.icache.ReadReq_misses::0 646785 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 646785 # number of ReadReq misses -system.cpu0.icache.demand_misses::0 646785 # number of demand (read+write) misses +system.cpu0.icache.overall_hits::total 5846805 # number of overall hits +system.cpu0.icache.ReadReq_misses::0 585522 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 585522 # number of ReadReq misses +system.cpu0.icache.demand_misses::0 585522 # number of demand (read+write) misses system.cpu0.icache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 646785 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::0 646785 # number of overall misses +system.cpu0.icache.demand_misses::total 585522 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::0 585522 # number of overall misses system.cpu0.icache.overall_misses::1 0 # number of overall misses -system.cpu0.icache.overall_misses::total 646785 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency 9658555994 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency 9658555994 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency 9658555994 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::0 7147552 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 7147552 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::0 7147552 # number of demand (read+write) accesses +system.cpu0.icache.overall_misses::total 585522 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency 8762208993 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency 8762208993 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency 8762208993 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::0 6432327 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 6432327 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::0 6432327 # number of demand (read+write) accesses system.cpu0.icache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 7147552 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::0 7147552 # number of overall (read+write) accesses +system.cpu0.icache.demand_accesses::total 6432327 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::0 6432327 # number of overall (read+write) accesses system.cpu0.icache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 7147552 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::0 0.090490 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::0 0.090490 # miss rate for demand accesses +system.cpu0.icache.overall_accesses::total 6432327 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::0 0.091028 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::0 0.091028 # miss rate for demand accesses system.cpu0.icache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu0.icache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::0 0.090490 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::0 0.091028 # miss rate for overall accesses system.cpu0.icache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu0.icache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::0 14933.178713 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::0 14964.781841 # average ReadReq miss latency system.cpu0.icache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu0.icache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::0 14933.178713 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::0 14964.781841 # average overall miss latency system.cpu0.icache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu0.icache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::0 14933.178713 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::0 14964.781841 # average overall miss latency system.cpu0.icache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu0.icache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 1667497 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_mshrs 1480495 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 224 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 196 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 7444.183036 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 7553.545918 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.writebacks 31555 # number of writebacks -system.cpu0.icache.ReadReq_mshr_hits 52053 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits 52053 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits 52053 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses 594732 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses 594732 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses 594732 # number of overall MSHR misses +system.cpu0.icache.writebacks 29912 # number of writebacks +system.cpu0.icache.ReadReq_mshr_hits 44859 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits 44859 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits 44859 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses 540663 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses 540663 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses 540663 # number of overall MSHR misses system.cpu0.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu0.icache.ReadReq_mshr_miss_latency 7219185997 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency 7219185997 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency 7219185997 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency 6562850995 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency 6562850995 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency 6562850995 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency 6685500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency 6685500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::0 0.083208 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::0 0.084054 # mshr miss rate for ReadReq accesses system.cpu0.icache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu0.icache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::0 0.083208 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::0 0.084054 # mshr miss rate for demand accesses system.cpu0.icache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu0.icache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::0 0.083208 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::0 0.084054 # mshr miss rate for overall accesses system.cpu0.icache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu0.icache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency 12138.553158 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency 12138.553158 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency 12138.553158 # average overall mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency 12138.524358 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency 12138.524358 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency 12138.524358 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency system.cpu0.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu0.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 392671 # number of replacements -system.cpu0.dcache.tagsinuse 483.584669 # Cycle average of tags in use -system.cpu0.dcache.total_refs 13959325 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 393183 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 35.503379 # Average number of references to valid blocks. +system.cpu0.dcache.replacements 372646 # number of replacements +system.cpu0.dcache.tagsinuse 487.071508 # Cycle average of tags in use +system.cpu0.dcache.total_refs 12784845 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 373158 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 34.261211 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 49147000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::0 486.484981 # Average occupied blocks per context -system.cpu0.dcache.occ_blocks::1 -2.900311 # Average occupied blocks per context -system.cpu0.dcache.occ_percent::0 0.950166 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::1 -0.005665 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::0 8695002 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 8695002 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::0 4786521 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4786521 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::0 223142 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 223142 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::0 209904 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 209904 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::0 13481523 # number of demand (read+write) hits +system.cpu0.dcache.occ_blocks::0 487.071508 # Average occupied blocks per context +system.cpu0.dcache.occ_percent::0 0.951312 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::0 7969031 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7969031 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::0 4348200 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4348200 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::0 221332 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 221332 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::0 199760 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 199760 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::0 12317231 # number of demand (read+write) hits system.cpu0.dcache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 13481523 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::0 13481523 # number of overall hits +system.cpu0.dcache.demand_hits::total 12317231 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::0 12317231 # number of overall hits system.cpu0.dcache.overall_hits::1 0 # number of overall hits -system.cpu0.dcache.overall_hits::total 13481523 # number of overall hits -system.cpu0.dcache.ReadReq_misses::0 481329 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 481329 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::0 1933412 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1933412 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::0 10228 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 10228 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::0 7385 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7385 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::0 2414741 # number of demand (read+write) misses +system.cpu0.dcache.overall_hits::total 12317231 # number of overall hits +system.cpu0.dcache.ReadReq_misses::0 463423 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 463423 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::0 1863605 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1863605 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::0 9962 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 9962 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::0 7780 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7780 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::0 2327028 # number of demand (read+write) misses system.cpu0.dcache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2414741 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::0 2414741 # number of overall misses +system.cpu0.dcache.demand_misses::total 2327028 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::0 2327028 # number of overall misses system.cpu0.dcache.overall_misses::1 0 # number of overall misses -system.cpu0.dcache.overall_misses::total 2414741 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency 6831199500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency 71775006335 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency 125537000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency 81774000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency 78606205835 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency 78606205835 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::0 9176331 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 9176331 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::0 6719933 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6719933 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::0 233370 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 233370 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::0 217289 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 217289 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::0 15896264 # number of demand (read+write) accesses +system.cpu0.dcache.overall_misses::total 2327028 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency 6461559500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency 70508741836 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency 120808500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency 88519000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency 76970301336 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency 76970301336 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::0 8432454 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8432454 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::0 6211805 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 6211805 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::0 231294 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 231294 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::0 207540 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 207540 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::0 14644259 # number of demand (read+write) accesses system.cpu0.dcache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 15896264 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::0 15896264 # number of overall (read+write) accesses +system.cpu0.dcache.demand_accesses::total 14644259 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::0 14644259 # number of overall (read+write) accesses system.cpu0.dcache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 15896264 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::0 0.052453 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::0 0.287713 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::0 0.043827 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::0 0.033987 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::0 0.151906 # miss rate for demand accesses +system.cpu0.dcache.overall_accesses::total 14644259 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::0 0.054957 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::0 0.300010 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::0 0.043071 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::0 0.037487 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::0 0.158904 # miss rate for demand accesses system.cpu0.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu0.dcache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::0 0.151906 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::0 0.158904 # miss rate for overall accesses system.cpu0.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu0.dcache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::0 14192.370499 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::0 13943.113527 # average ReadReq miss latency system.cpu0.dcache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu0.dcache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::0 37123.492735 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::0 37834.595763 # average WriteReq miss latency system.cpu0.dcache.WriteReq_avg_miss_latency::1 inf # average WriteReq miss latency system.cpu0.dcache.WriteReq_avg_miss_latency::total inf # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::0 12273.856081 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::0 12126.932343 # average LoadLockedReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::1 inf # average LoadLockedReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total inf # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::0 11072.985782 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::0 11377.763496 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::1 inf # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::total inf # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::0 32552.644708 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::0 33076.654572 # average overall miss latency system.cpu0.dcache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu0.dcache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::0 32552.644708 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::0 33076.654572 # average overall miss latency system.cpu0.dcache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu0.dcache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 7515481 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 2368000 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 844 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 131 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 8904.598341 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 18076.335878 # average number of cycles each access was blocked +system.cpu0.dcache.blocked_cycles::no_mshrs 6713488 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 1808000 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 859 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 123 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 7815.469150 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 14699.186992 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks 345751 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits 230083 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits 1750706 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits 435 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits 1980789 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits 1980789 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses 251246 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses 182706 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses 9793 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses 7384 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses 433952 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses 433952 # number of overall MSHR misses +system.cpu0.dcache.writebacks 327128 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits 223214 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits 1685177 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits 329 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits 1908391 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits 1908391 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses 240209 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses 178428 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses 9633 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses 7778 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses 418637 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses 418637 # number of overall MSHR misses system.cpu0.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu0.dcache.ReadReq_mshr_miss_latency 3167466500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency 6457872480 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency 89563500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency 59583000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency 9625338980 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency 9625338980 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency 139101280000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency 1100636486 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency 140201916486 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::0 0.027380 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_latency 2943893000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency 6377983487 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency 86869500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency 65155000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency 9321876487 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency 9321876487 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency 138959490000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency 1038770484 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency 139998260484 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::0 0.028486 # mshr miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::0 0.027189 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::0 0.028724 # mshr miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_mshr_miss_rate::1 inf # mshr miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_mshr_miss_rate::total inf # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::0 0.041963 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::0 0.041648 # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::1 inf # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total inf # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::0 0.033982 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::0 0.037477 # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::1 inf # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total inf # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::0 0.027299 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::0 0.028587 # mshr miss rate for demand accesses system.cpu0.dcache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu0.dcache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::0 0.027299 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::0 0.028587 # mshr miss rate for overall accesses system.cpu0.dcache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu0.dcache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 12607.032550 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 35345.705560 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 9145.665271 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency 8069.203684 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency 22180.653575 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency 22180.653575 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 12255.548293 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 35745.418247 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 9017.907194 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency 8376.832091 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency 22267.206403 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency 22267.206403 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency @@ -758,27 +754,27 @@ system.cpu0.dcache.soft_prefetch_mshr_full 0 # system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 9398153 # DTB read hits -system.cpu1.dtb.read_misses 34944 # DTB read misses -system.cpu1.dtb.write_hits 4980209 # DTB write hits -system.cpu1.dtb.write_misses 12567 # DTB write misses +system.cpu1.dtb.read_hits 10576986 # DTB read hits +system.cpu1.dtb.read_misses 41991 # DTB read misses +system.cpu1.dtb.write_hits 5532460 # DTB write hits +system.cpu1.dtb.write_misses 15559 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1914 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 7467 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 271 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 1928 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 5132 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 260 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 777 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 9433097 # DTB read accesses -system.cpu1.dtb.write_accesses 4992776 # DTB write accesses +system.cpu1.dtb.perms_faults 787 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 10618977 # DTB read accesses +system.cpu1.dtb.write_accesses 5548019 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 14378362 # DTB hits -system.cpu1.dtb.misses 47511 # DTB misses -system.cpu1.dtb.accesses 14425873 # DTB accesses -system.cpu1.itb.inst_hits 7673879 # ITB inst hits -system.cpu1.itb.inst_misses 3663 # ITB inst misses +system.cpu1.dtb.hits 16109446 # DTB hits +system.cpu1.dtb.misses 57550 # DTB misses +system.cpu1.dtb.accesses 16166996 # DTB accesses +system.cpu1.itb.inst_hits 8208666 # ITB inst hits +system.cpu1.itb.inst_misses 3757 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -787,520 +783,516 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1371 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1369 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 2297 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 2255 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 7677542 # ITB inst accesses -system.cpu1.itb.hits 7673879 # DTB hits -system.cpu1.itb.misses 3663 # DTB misses -system.cpu1.itb.accesses 7677542 # DTB accesses -system.cpu1.numCycles 64448888 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 8212423 # ITB inst accesses +system.cpu1.itb.hits 8208666 # DTB hits +system.cpu1.itb.misses 3757 # DTB misses +system.cpu1.itb.accesses 8212423 # DTB accesses +system.cpu1.numCycles 69081256 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.BPredUnit.lookups 7492397 # Number of BP lookups -system.cpu1.BPredUnit.condPredicted 6087986 # Number of conditional branches predicted -system.cpu1.BPredUnit.condIncorrect 429995 # Number of conditional branches incorrect -system.cpu1.BPredUnit.BTBLookups 6556371 # Number of BTB lookups -system.cpu1.BPredUnit.BTBHits 5183364 # Number of BTB hits +system.cpu1.BPredUnit.lookups 8330796 # Number of BP lookups +system.cpu1.BPredUnit.condPredicted 6738871 # Number of conditional branches predicted +system.cpu1.BPredUnit.condIncorrect 503522 # Number of conditional branches incorrect +system.cpu1.BPredUnit.BTBLookups 7267639 # Number of BTB lookups +system.cpu1.BPredUnit.BTBHits 5704343 # Number of BTB hits system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.BPredUnit.usedRAS 581252 # Number of times the RAS was used to get a target. -system.cpu1.BPredUnit.RASInCorrect 90679 # Number of incorrect RAS predictions. -system.cpu1.fetch.icacheStallCycles 16050492 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 59173184 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 7492397 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 5764616 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 12912375 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 4437648 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 50354 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 14454862 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 2217 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 33931 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 110303 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 194 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 7671208 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 720838 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 2326 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 46632146 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.521202 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.768696 # Number of instructions fetched each cycle (Total) +system.cpu1.BPredUnit.usedRAS 683793 # Number of times the RAS was used to get a target. +system.cpu1.BPredUnit.RASInCorrect 107847 # Number of incorrect RAS predictions. +system.cpu1.fetch.icacheStallCycles 17620797 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 62561411 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 8330796 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 6388136 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 13917594 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 4639299 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 49548 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 15790396 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 3022 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 34407 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 125274 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 237 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 8206050 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 760093 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 2394 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 50674659 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 1.494403 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.744832 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 33727851 72.33% 72.33% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 606934 1.30% 73.63% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 1038343 2.23% 75.86% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 2380602 5.11% 80.96% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1071399 2.30% 83.26% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 528430 1.13% 84.39% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1841086 3.95% 88.34% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 362782 0.78% 89.12% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 5074719 10.88% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 36764920 72.55% 72.55% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 704096 1.39% 73.94% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 1222881 2.41% 76.35% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 2516311 4.97% 81.32% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1142608 2.25% 83.57% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 651052 1.28% 84.86% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1887369 3.72% 88.58% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 403735 0.80% 89.38% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 5381687 10.62% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 46632146 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.116253 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.918141 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 17056644 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 14680691 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 11594841 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 352795 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2947175 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 935072 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 71695 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 65351582 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 230259 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 2947175 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 18144332 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 3419554 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 9765064 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 10859095 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 1496926 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 59649280 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 2711 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 296113 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 846856 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 41886 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 64117293 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 277536206 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 277482920 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 53286 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 35880340 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 28236953 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 382644 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 338532 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 3807140 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 10355028 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 6398549 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 758675 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 956516 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 52234406 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 583658 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 46076403 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 106678 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 17743407 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 51695034 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 121990 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 46632146 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.988082 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.605820 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 50674659 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.120594 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.905621 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 18672830 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 16053118 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 12511393 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 382905 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 3054413 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 1082178 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 80433 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 69756936 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 260341 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 3054413 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 19817710 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 3624621 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 10850261 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 11740016 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 1587638 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 63840108 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 3002 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 319994 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 862075 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 38212 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 68266339 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 296265404 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 296212618 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 52786 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 39108942 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 29157397 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 433648 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 381432 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 4194062 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 11085935 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 7020391 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 635108 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 890373 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 56044948 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 651331 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 50360925 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 120514 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 18223761 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 52593424 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 131996 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 50674659 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.993809 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.617399 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 29554282 63.38% 63.38% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 5171149 11.09% 74.47% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 3458614 7.42% 81.88% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 3350013 7.18% 89.07% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 2774412 5.95% 95.02% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1396410 2.99% 98.01% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 685832 1.47% 99.48% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 188175 0.40% 99.89% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 53259 0.11% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 32153473 63.45% 63.45% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 5526378 10.91% 74.36% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 3775422 7.45% 81.81% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 3611274 7.13% 88.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 2989508 5.90% 94.83% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1557590 3.07% 97.91% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 784960 1.55% 99.46% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 214293 0.42% 99.88% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 61761 0.12% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 46632146 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 50674659 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 13884 1.72% 1.72% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 1004 0.12% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 591453 73.41% 75.26% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 199352 24.74% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 15522 1.51% 1.51% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 1191 0.12% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.63% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 749386 73.14% 74.77% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 258502 25.23% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 18555 0.04% 0.04% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 30356671 65.88% 65.92% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 45470 0.10% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 1 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 1 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 1 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 778 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 1 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.02% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 10369047 22.50% 88.53% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 5285878 11.47% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 18622 0.04% 0.04% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 32758484 65.05% 65.08% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 50347 0.10% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 2 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 1 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 2 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.18% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 759 0.00% 65.19% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 65.19% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 65.19% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.19% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 11614499 23.06% 88.25% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 5918207 11.75% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 46076403 # Type of FU issued -system.cpu1.iq.rate 0.714929 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 805693 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.017486 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 139732039 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 70588254 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 40690264 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 12584 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 7193 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 5833 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 46856971 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 6570 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 234193 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 50360925 # Type of FU issued +system.cpu1.iq.rate 0.729010 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 1024601 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.020345 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 152586143 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 74924785 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 44270347 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 12757 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 7087 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 5824 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 51360226 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 6678 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 266055 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 3842003 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 5600 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 34715 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1441399 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 3973405 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 7375 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 12287 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1481060 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 1340152 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 1120623 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 1850150 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 1139659 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2947175 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 2308626 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 70118 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 52866942 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 210917 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 10355028 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 6398549 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 369018 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 28955 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3115 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 34715 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 320337 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 109623 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 429960 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 43402987 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 9638435 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 2673416 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 3054413 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 2505400 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 71046 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 56747555 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 255776 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 11085935 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 7020391 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 408110 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 28416 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 3434 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 12287 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 384769 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 125659 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 510428 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 47569274 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 10848117 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 2791651 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 48878 # number of nop insts executed -system.cpu1.iew.exec_refs 14847152 # number of memory reference insts executed -system.cpu1.iew.exec_branches 5186837 # Number of branches executed -system.cpu1.iew.exec_stores 5208717 # Number of stores executed -system.cpu1.iew.exec_rate 0.673448 # Inst execution rate -system.cpu1.iew.wb_sent 42199254 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 40696097 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 22507628 # num instructions producing a value -system.cpu1.iew.wb_consumers 40593312 # num instructions consuming a value +system.cpu1.iew.exec_nop 51276 # number of nop insts executed +system.cpu1.iew.exec_refs 16673626 # number of memory reference insts executed +system.cpu1.iew.exec_branches 5809146 # Number of branches executed +system.cpu1.iew.exec_stores 5825509 # Number of stores executed +system.cpu1.iew.exec_rate 0.688599 # Inst execution rate +system.cpu1.iew.wb_sent 46311223 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 44276171 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 24275566 # num instructions producing a value +system.cpu1.iew.wb_consumers 44463888 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.631448 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.554466 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.640929 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.545961 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitCommittedInsts 34749379 # The number of committed instructions -system.cpu1.commit.commitSquashedInsts 18015602 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 461668 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 380980 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 43720356 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.794810 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.823117 # Number of insts commited each cycle +system.cpu1.commit.commitCommittedInsts 38087596 # The number of committed instructions +system.cpu1.commit.commitSquashedInsts 18562736 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 519335 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 450588 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 47661477 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.799127 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.835707 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 31867002 72.89% 72.89% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 5587415 12.78% 85.67% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 1616564 3.70% 89.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 871952 1.99% 91.36% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 744460 1.70% 93.06% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 803606 1.84% 94.90% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 559765 1.28% 96.18% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 398216 0.91% 97.09% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1271376 2.91% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 34693281 72.79% 72.79% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 6099066 12.80% 85.59% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 1834262 3.85% 89.44% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 962147 2.02% 91.45% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 825706 1.73% 93.19% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 739217 1.55% 94.74% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 588574 1.23% 95.97% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 450580 0.95% 96.92% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1468644 3.08% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 43720356 # Number of insts commited each cycle -system.cpu1.commit.count 34749379 # Number of instructions committed +system.cpu1.commit.committed_per_cycle::total 47661477 # Number of insts commited each cycle +system.cpu1.commit.count 38087596 # Number of instructions committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 11470175 # Number of memory references committed -system.cpu1.commit.loads 6513025 # Number of loads committed -system.cpu1.commit.membars 132167 # Number of memory barriers committed -system.cpu1.commit.branches 4257777 # Number of branches committed +system.cpu1.commit.refs 12651861 # Number of memory references committed +system.cpu1.commit.loads 7112530 # Number of loads committed +system.cpu1.commit.membars 148745 # Number of memory barriers committed +system.cpu1.commit.branches 4804762 # Number of branches committed system.cpu1.commit.fp_insts 5744 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 31123411 # Number of committed integer instructions. -system.cpu1.commit.function_calls 369866 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1271376 # number cycles where commit BW limit reached +system.cpu1.commit.int_insts 34029989 # Number of committed integer instructions. +system.cpu1.commit.function_calls 433336 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1468644 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 94544262 # The number of ROB reads -system.cpu1.rob.rob_writes 108591524 # The number of ROB writes -system.cpu1.timesIdled 403013 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 17816742 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.committedInsts 34724825 # Number of Instructions Simulated -system.cpu1.committedInsts_total 34724825 # Number of Instructions Simulated -system.cpu1.cpi 1.855989 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.855989 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.538796 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.538796 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 204029035 # number of integer regfile reads -system.cpu1.int_regfile_writes 43806802 # number of integer regfile writes -system.cpu1.fp_regfile_reads 4161 # number of floating regfile reads -system.cpu1.fp_regfile_writes 1800 # number of floating regfile writes -system.cpu1.misc_regfile_reads 72521776 # number of misc regfile reads -system.cpu1.misc_regfile_writes 283678 # number of misc regfile writes -system.cpu1.icache.replacements 430439 # number of replacements -system.cpu1.icache.tagsinuse 498.734431 # Cycle average of tags in use -system.cpu1.icache.total_refs 7202456 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 430951 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 16.712935 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 74509623000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::0 498.734431 # Average occupied blocks per context -system.cpu1.icache.occ_percent::0 0.974091 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::0 7202456 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 7202456 # number of ReadReq hits -system.cpu1.icache.demand_hits::0 7202456 # number of demand (read+write) hits +system.cpu1.rob.rob_reads 102084600 # The number of ROB reads +system.cpu1.rob.rob_writes 116474424 # The number of ROB writes +system.cpu1.timesIdled 450576 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 18406597 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.committedInsts 38063042 # Number of Instructions Simulated +system.cpu1.committedInsts_total 38063042 # Number of Instructions Simulated +system.cpu1.cpi 1.814917 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.814917 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.550989 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.550989 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 222881114 # number of integer regfile reads +system.cpu1.int_regfile_writes 47167594 # number of integer regfile writes +system.cpu1.fp_regfile_reads 4241 # number of floating regfile reads +system.cpu1.fp_regfile_writes 1808 # number of floating regfile writes +system.cpu1.misc_regfile_reads 77248425 # number of misc regfile reads +system.cpu1.misc_regfile_writes 323332 # number of misc regfile writes +system.cpu1.icache.replacements 486491 # number of replacements +system.cpu1.icache.tagsinuse 498.789046 # Cycle average of tags in use +system.cpu1.icache.total_refs 7677673 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 487003 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 15.765145 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 74237229000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::0 498.789046 # Average occupied blocks per context +system.cpu1.icache.occ_percent::0 0.974197 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::0 7677673 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 7677673 # number of ReadReq hits +system.cpu1.icache.demand_hits::0 7677673 # number of demand (read+write) hits system.cpu1.icache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 7202456 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::0 7202456 # number of overall hits +system.cpu1.icache.demand_hits::total 7677673 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::0 7677673 # number of overall hits system.cpu1.icache.overall_hits::1 0 # number of overall hits -system.cpu1.icache.overall_hits::total 7202456 # number of overall hits -system.cpu1.icache.ReadReq_misses::0 468704 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 468704 # number of ReadReq misses -system.cpu1.icache.demand_misses::0 468704 # number of demand (read+write) misses +system.cpu1.icache.overall_hits::total 7677673 # number of overall hits +system.cpu1.icache.ReadReq_misses::0 528325 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 528325 # number of ReadReq misses +system.cpu1.icache.demand_misses::0 528325 # number of demand (read+write) misses system.cpu1.icache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 468704 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::0 468704 # number of overall misses +system.cpu1.icache.demand_misses::total 528325 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::0 528325 # number of overall misses system.cpu1.icache.overall_misses::1 0 # number of overall misses -system.cpu1.icache.overall_misses::total 468704 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency 6861113492 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency 6861113492 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency 6861113492 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::0 7671160 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 7671160 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::0 7671160 # number of demand (read+write) accesses +system.cpu1.icache.overall_misses::total 528325 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency 7771273996 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency 7771273996 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency 7771273996 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::0 8205998 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 8205998 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::0 8205998 # number of demand (read+write) accesses system.cpu1.icache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 7671160 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::0 7671160 # number of overall (read+write) accesses +system.cpu1.icache.demand_accesses::total 8205998 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::0 8205998 # number of overall (read+write) accesses system.cpu1.icache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 7671160 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::0 0.061099 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::0 0.061099 # miss rate for demand accesses +system.cpu1.icache.overall_accesses::total 8205998 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::0 0.064383 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::0 0.064383 # miss rate for demand accesses system.cpu1.icache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu1.icache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::0 0.061099 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::0 0.064383 # miss rate for overall accesses system.cpu1.icache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu1.icache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::0 14638.478639 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::0 14709.267962 # average ReadReq miss latency system.cpu1.icache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu1.icache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::0 14638.478639 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::0 14709.267962 # average overall miss latency system.cpu1.icache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu1.icache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::0 14638.478639 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::0 14709.267962 # average overall miss latency system.cpu1.icache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu1.icache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 1040994 # number of cycles access was blocked +system.cpu1.icache.blocked_cycles::no_mshrs 1184497 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 141 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 157 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 7382.936170 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 7544.566879 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.writebacks 18963 # number of writebacks -system.cpu1.icache.ReadReq_mshr_hits 37728 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits 37728 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits 37728 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses 430976 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses 430976 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses 430976 # number of overall MSHR misses +system.cpu1.icache.writebacks 18578 # number of writebacks +system.cpu1.icache.ReadReq_mshr_hits 41295 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits 41295 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits 41295 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses 487030 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses 487030 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses 487030 # number of overall MSHR misses system.cpu1.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu1.icache.ReadReq_mshr_miss_latency 5122297994 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency 5122297994 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency 5122297994 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency 5811540497 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency 5811540497 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency 5811540497 # number of overall MSHR miss cycles system.cpu1.icache.ReadReq_mshr_uncacheable_latency 2517500 # number of ReadReq MSHR uncacheable cycles system.cpu1.icache.overall_mshr_uncacheable_latency 2517500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::0 0.056181 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::0 0.059350 # mshr miss rate for ReadReq accesses system.cpu1.icache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu1.icache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::0 0.056181 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::0 0.059350 # mshr miss rate for demand accesses system.cpu1.icache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu1.icache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::0 0.056181 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::0 0.059350 # mshr miss rate for overall accesses system.cpu1.icache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu1.icache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency 11885.343950 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency 11885.343950 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency 11885.343950 # average overall mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency 11932.612975 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency 11932.612975 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency 11932.612975 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency system.cpu1.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu1.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 254482 # number of replacements -system.cpu1.dcache.tagsinuse 445.587784 # Cycle average of tags in use -system.cpu1.dcache.total_refs 9324863 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 254845 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 36.590331 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::0 446.560833 # Average occupied blocks per context -system.cpu1.dcache.occ_blocks::1 -0.973049 # Average occupied blocks per context -system.cpu1.dcache.occ_percent::0 0.872189 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::1 -0.001900 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::0 6489866 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 6489866 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::0 2669080 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 2669080 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::0 65573 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 65573 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::0 63091 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 63091 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::0 9158946 # number of demand (read+write) hits +system.cpu1.dcache.replacements 272380 # number of replacements +system.cpu1.dcache.tagsinuse 444.916025 # Cycle average of tags in use +system.cpu1.dcache.total_refs 10412119 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 272723 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 38.178368 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 66749899000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::0 444.916025 # Average occupied blocks per context +system.cpu1.dcache.occ_percent::0 0.868977 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::0 7081898 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 7081898 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::0 3139500 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 3139500 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::0 75302 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 75302 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::0 72598 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 72598 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::0 10221398 # number of demand (read+write) hits system.cpu1.dcache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 9158946 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::0 9158946 # number of overall hits +system.cpu1.dcache.demand_hits::total 10221398 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::0 10221398 # number of overall hits system.cpu1.dcache.overall_hits::1 0 # number of overall hits -system.cpu1.dcache.overall_hits::total 9158946 # number of overall hits -system.cpu1.dcache.ReadReq_misses::0 299965 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 299965 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::0 1235939 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 1235939 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::0 11914 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 11914 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::0 10340 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10340 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::0 1535904 # number of demand (read+write) misses +system.cpu1.dcache.overall_hits::total 10221398 # number of overall hits +system.cpu1.dcache.ReadReq_misses::0 324241 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 324241 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::0 1274343 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 1274343 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::0 12700 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 12700 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::0 11096 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 11096 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::0 1598584 # number of demand (read+write) misses system.cpu1.dcache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 1535904 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::0 1535904 # number of overall misses +system.cpu1.dcache.demand_misses::total 1598584 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::0 1598584 # number of overall misses system.cpu1.dcache.overall_misses::1 0 # number of overall misses -system.cpu1.dcache.overall_misses::total 1535904 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency 4645144000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency 45196829928 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency 137229500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency 85681500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency 49841973928 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency 49841973928 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::0 6789831 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 6789831 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::0 3905019 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 3905019 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::0 77487 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 77487 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::0 73431 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 73431 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::0 10694850 # number of demand (read+write) accesses +system.cpu1.dcache.overall_misses::total 1598584 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency 5065302500 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency 46249656862 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency 148116500 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency 88362500 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency 51314959362 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency 51314959362 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::0 7406139 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 7406139 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::0 4413843 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 4413843 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::0 88002 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 88002 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::0 83694 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 83694 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::0 11819982 # number of demand (read+write) accesses system.cpu1.dcache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 10694850 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::0 10694850 # number of overall (read+write) accesses +system.cpu1.dcache.demand_accesses::total 11819982 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::0 11819982 # number of overall (read+write) accesses system.cpu1.dcache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 10694850 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::0 0.044179 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::0 0.316500 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::0 0.153755 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::0 0.140812 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::0 0.143612 # miss rate for demand accesses +system.cpu1.dcache.overall_accesses::total 11819982 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::0 0.043780 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::0 0.288715 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::0 0.144315 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::0 0.132578 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::0 0.135244 # miss rate for demand accesses system.cpu1.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu1.dcache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::0 0.143612 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::0 0.135244 # miss rate for overall accesses system.cpu1.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu1.dcache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::0 15485.619989 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::0 15622.029601 # average ReadReq miss latency system.cpu1.dcache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu1.dcache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::0 36568.819277 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::0 36292.942216 # average WriteReq miss latency system.cpu1.dcache.WriteReq_avg_miss_latency::1 inf # average WriteReq miss latency system.cpu1.dcache.WriteReq_avg_miss_latency::total inf # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::0 11518.339768 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::0 11662.716535 # average LoadLockedReq miss latency system.cpu1.dcache.LoadLockedReq_avg_miss_latency::1 inf # average LoadLockedReq miss latency system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total inf # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::0 8286.411992 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::0 7963.455299 # average StoreCondReq miss latency system.cpu1.dcache.StoreCondReq_avg_miss_latency::1 inf # average StoreCondReq miss latency system.cpu1.dcache.StoreCondReq_avg_miss_latency::total inf # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::0 32451.229978 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::0 32100.258330 # average overall miss latency system.cpu1.dcache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu1.dcache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::0 32451.229978 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::0 32100.258330 # average overall miss latency system.cpu1.dcache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu1.dcache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 10791088 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 5629500 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 2675 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 166 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4034.051589 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 33912.650602 # average number of cycles each access was blocked +system.cpu1.dcache.blocked_cycles::no_mshrs 13378551 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 5449500 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3082 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 157 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4340.866645 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 34710.191083 # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks 207215 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits 126705 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits 1124640 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits 1020 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits 1251345 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits 1251345 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses 173260 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses 111299 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses 10894 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses 10338 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses 284559 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses 284559 # number of overall MSHR misses +system.cpu1.dcache.writebacks 223500 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits 134561 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits 1158019 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits 988 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits 1292580 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits 1292580 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses 189680 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses 116324 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses 11712 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses 11095 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses 306004 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses 306004 # number of overall MSHR misses system.cpu1.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu1.dcache.ReadReq_mshr_miss_latency 2232969500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency 3340467088 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency 89924500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency 54610500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency 5573436588 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency 5573436588 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency 8313873500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency 41408758936 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency 49722632436 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::0 0.025518 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_latency 2497244500 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency 3447430551 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency 99180500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency 55002000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency 5944675051 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency 5944675051 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency 8455396000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency 41503639517 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency 49959035517 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::0 0.025611 # mshr miss rate for ReadReq accesses system.cpu1.dcache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu1.dcache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::0 0.028502 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::0 0.026354 # mshr miss rate for WriteReq accesses system.cpu1.dcache.WriteReq_mshr_miss_rate::1 inf # mshr miss rate for WriteReq accesses system.cpu1.dcache.WriteReq_mshr_miss_rate::total inf # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::0 0.140591 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::0 0.133088 # mshr miss rate for LoadLockedReq accesses system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::1 inf # mshr miss rate for LoadLockedReq accesses system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total inf # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::0 0.140785 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::0 0.132566 # mshr miss rate for StoreCondReq accesses system.cpu1.dcache.StoreCondReq_mshr_miss_rate::1 inf # mshr miss rate for StoreCondReq accesses system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total inf # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::0 0.026607 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::0 0.025889 # mshr miss rate for demand accesses system.cpu1.dcache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu1.dcache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::0 0.026607 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::0 0.025889 # mshr miss rate for overall accesses system.cpu1.dcache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu1.dcache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 12887.968948 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 30013.451046 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 8254.497889 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 5282.501451 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency 19586.224959 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency 19586.224959 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 13165.565690 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 29636.451214 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 8468.280396 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 4957.368184 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency 19426.788705 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency 19426.788705 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency system.cpu1.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency @@ -1361,8 +1353,8 @@ system.iocache.overall_mshr_misses 0 # nu system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles -system.iocache.ReadReq_mshr_uncacheable_latency 1308159015940 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency 1308159015940 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency 1308164389827 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency 1308164389827 # number of overall MSHR uncacheable cycles system.iocache.demand_mshr_miss_rate::0 no_value # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses @@ -1377,8 +1369,8 @@ system.iocache.mshr_cap_events 0 # nu system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 61327 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 55750 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 36142 # number of quiesce instructions executed +system.cpu1.kern.inst.quiesce 41971 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/config.ini b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/config.ini index 8cd80ba37..79ce98ed4 100644 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/config.ini +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/config.ini @@ -9,13 +9,13 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu intrctrl iobus iocache l2c membus nvmem physmem realview terminal toL2Bus vncserver boot_cpu_frequency=500 -boot_loader=/chips/pd/randd/dist/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_loader_mem=system.nvmem boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/chips/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing @@ -63,7 +63,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/chips/pd/randd/dist/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu] diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/simout b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/simout index 44872c771..b45c8117b 100755 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/simout +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/simout @@ -3,11 +3,12 @@ Redirecting stderr to build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realvi gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 18 2011 19:13:50 -gem5 started Aug 18 2011 19:17:05 -gem5 executing on nadc-0330 +gem5 compiled Aug 20 2011 15:41:18 +gem5 started Aug 20 2011 15:46:02 +gem5 executing on zizzer command line: build/ARM_FS/gem5.opt -d build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3 -re tests/run.py build/ARM_FS/tests/opt/long/10.linux-boot/arm/linux/realview-o3 Global frequency set at 1000000000000 ticks per second -info: kernel located at: /arm/scratch/sysexplr/dist/binaries/vmlinux.arm +info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +info: Using bootloader at address 0x80000000 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 2503824454500 because m5_exit instruction encountered +Exiting @ tick 2503587516500 because m5_exit instruction encountered diff --git a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/stats.txt index f5e789429..ae3ccdd2b 100644 --- a/tests/long/10.linux-boot/ref/arm/linux/realview-o3/stats.txt +++ b/tests/long/10.linux-boot/ref/arm/linux/realview-o3/stats.txt @@ -1,108 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.503824 # Number of seconds simulated -sim_ticks 2503824454500 # Number of ticks simulated +sim_seconds 2.503588 # Number of seconds simulated +sim_ticks 2503587516500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 79718 # Simulator instruction rate (inst/s) -host_tick_rate 2598962996 # Simulator tick rate (ticks/s) -host_mem_usage 429452 # Number of bytes of host memory used -host_seconds 963.39 # Real time elapsed on the host -sim_insts 76800038 # Number of instructions simulated -system.l2c.replacements 119528 # number of replacements -system.l2c.tagsinuse 25937.630096 # Cycle average of tags in use -system.l2c.total_refs 1800987 # Total number of references to valid blocks. -system.l2c.sampled_refs 150361 # Sample count of references to valid blocks. -system.l2c.avg_refs 11.977754 # Average number of references to valid blocks. +host_inst_rate 84198 # Simulator instruction rate (inst/s) +host_tick_rate 2745069755 # Simulator tick rate (ticks/s) +host_mem_usage 385208 # Number of bytes of host memory used +host_seconds 912.03 # Real time elapsed on the host +sim_insts 76790714 # Number of instructions simulated +system.l2c.replacements 119531 # number of replacements +system.l2c.tagsinuse 25929.939584 # Cycle average of tags in use +system.l2c.total_refs 1799445 # Total number of references to valid blocks. +system.l2c.sampled_refs 150368 # Sample count of references to valid blocks. +system.l2c.avg_refs 11.966941 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::0 11548.723381 # Average occupied blocks per context -system.l2c.occ_blocks::1 14388.906715 # Average occupied blocks per context -system.l2c.occ_percent::0 0.176220 # Average percentage of cache occupancy -system.l2c.occ_percent::1 0.219557 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::0 1352767 # number of ReadReq hits -system.l2c.ReadReq_hits::1 155574 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1508341 # number of ReadReq hits -system.l2c.Writeback_hits::0 630909 # number of Writeback hits -system.l2c.Writeback_hits::total 630909 # number of Writeback hits -system.l2c.UpgradeReq_hits::0 49 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 49 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::0 19 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 19 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::0 105993 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 105993 # number of ReadExReq hits -system.l2c.demand_hits::0 1458760 # number of demand (read+write) hits -system.l2c.demand_hits::1 155574 # number of demand (read+write) hits -system.l2c.demand_hits::total 1614334 # number of demand (read+write) hits -system.l2c.overall_hits::0 1458760 # number of overall hits -system.l2c.overall_hits::1 155574 # number of overall hits -system.l2c.overall_hits::total 1614334 # number of overall hits -system.l2c.ReadReq_misses::0 36107 # number of ReadReq misses -system.l2c.ReadReq_misses::1 150 # number of ReadReq misses -system.l2c.ReadReq_misses::total 36257 # number of ReadReq misses -system.l2c.UpgradeReq_misses::0 3257 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 3257 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::0 9 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 9 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::0 140403 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 140403 # number of ReadExReq misses -system.l2c.demand_misses::0 176510 # number of demand (read+write) misses -system.l2c.demand_misses::1 150 # number of demand (read+write) misses -system.l2c.demand_misses::total 176660 # number of demand (read+write) misses -system.l2c.overall_misses::0 176510 # number of overall misses -system.l2c.overall_misses::1 150 # number of overall misses -system.l2c.overall_misses::total 176660 # number of overall misses -system.l2c.ReadReq_miss_latency 1897665500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency 1154500 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency 52000 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency 7382579000 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency 9280244500 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency 9280244500 # number of overall miss cycles -system.l2c.ReadReq_accesses::0 1388874 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::1 155724 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1544598 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::0 630909 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 630909 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::0 3306 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 3306 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::0 28 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 28 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::0 246396 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246396 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::0 1635270 # number of demand (read+write) accesses -system.l2c.demand_accesses::1 155724 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1790994 # number of demand (read+write) accesses -system.l2c.overall_accesses::0 1635270 # number of overall (read+write) accesses -system.l2c.overall_accesses::1 155724 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1790994 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::0 0.025997 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::1 0.000963 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.026961 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::0 0.985178 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::0 0.321429 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::0 0.569827 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::0 0.107939 # miss rate for demand accesses -system.l2c.demand_miss_rate::1 0.000963 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.108903 # miss rate for demand accesses -system.l2c.overall_miss_rate::0 0.107939 # miss rate for overall accesses -system.l2c.overall_miss_rate::1 0.000963 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.108903 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::0 52556.720304 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::1 12651103.333333 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 12703660.053637 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::0 354.467301 # average UpgradeReq miss latency +system.l2c.occ_blocks::0 11550.967581 # Average occupied blocks per context +system.l2c.occ_blocks::1 14378.972003 # Average occupied blocks per context +system.l2c.occ_percent::0 0.176254 # Average percentage of cache occupancy +system.l2c.occ_percent::1 0.219406 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::0 1351962 # number of ReadReq hits +system.l2c.ReadReq_hits::1 155464 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1507426 # number of ReadReq hits +system.l2c.Writeback_hits::0 630774 # number of Writeback hits +system.l2c.Writeback_hits::total 630774 # number of Writeback hits +system.l2c.UpgradeReq_hits::0 42 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 42 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::0 17 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 17 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::0 105933 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 105933 # number of ReadExReq hits +system.l2c.demand_hits::0 1457895 # number of demand (read+write) hits +system.l2c.demand_hits::1 155464 # number of demand (read+write) hits +system.l2c.demand_hits::total 1613359 # number of demand (read+write) hits +system.l2c.overall_hits::0 1457895 # number of overall hits +system.l2c.overall_hits::1 155464 # number of overall hits +system.l2c.overall_hits::total 1613359 # number of overall hits +system.l2c.ReadReq_misses::0 36117 # number of ReadReq misses +system.l2c.ReadReq_misses::1 148 # number of ReadReq misses +system.l2c.ReadReq_misses::total 36265 # number of ReadReq misses +system.l2c.UpgradeReq_misses::0 3244 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3244 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::0 2 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::0 140419 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 140419 # number of ReadExReq misses +system.l2c.demand_misses::0 176536 # number of demand (read+write) misses +system.l2c.demand_misses::1 148 # number of demand (read+write) misses +system.l2c.demand_misses::total 176684 # number of demand (read+write) misses +system.l2c.overall_misses::0 176536 # number of overall misses +system.l2c.overall_misses::1 148 # number of overall misses +system.l2c.overall_misses::total 176684 # number of overall misses +system.l2c.ReadReq_miss_latency 1896887000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency 953000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency 7384203500 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency 9281090500 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency 9281090500 # number of overall miss cycles +system.l2c.ReadReq_accesses::0 1388079 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::1 155612 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1543691 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::0 630774 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 630774 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::0 3286 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 3286 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::0 19 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 19 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::0 246352 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246352 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::0 1634431 # number of demand (read+write) accesses +system.l2c.demand_accesses::1 155612 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1790043 # number of demand (read+write) accesses +system.l2c.overall_accesses::0 1634431 # number of overall (read+write) accesses +system.l2c.overall_accesses::1 155612 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1790043 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::0 0.026019 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::1 0.000951 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.026970 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::0 0.987219 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::0 0.105263 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::0 0.569993 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::0 0.108011 # miss rate for demand accesses +system.l2c.demand_miss_rate::1 0.000951 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.108962 # miss rate for demand accesses +system.l2c.overall_miss_rate::0 0.108011 # miss rate for overall accesses +system.l2c.overall_miss_rate::1 0.000951 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.108962 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::0 52520.613561 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::1 12816804.054054 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 12869324.667616 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::0 293.773120 # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::1 inf # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::total inf # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::0 5777.777778 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::1 inf # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total inf # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::0 52581.347977 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::0 52586.925559 # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::1 inf # average ReadExReq miss latency system.l2c.ReadExReq_avg_miss_latency::total inf # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::0 52576.310124 # average overall miss latency -system.l2c.demand_avg_miss_latency::1 61868296.666667 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 61920872.976791 # average overall miss latency -system.l2c.overall_avg_miss_latency::0 52576.310124 # average overall miss latency -system.l2c.overall_avg_miss_latency::1 61868296.666667 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 61920872.976791 # average overall miss latency +system.l2c.demand_avg_miss_latency::0 52573.358975 # average overall miss latency +system.l2c.demand_avg_miss_latency::1 62710070.945946 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 62762644.304921 # average overall miss latency +system.l2c.overall_avg_miss_latency::0 52573.358975 # average overall miss latency +system.l2c.overall_avg_miss_latency::1 62710070.945946 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 62762644.304921 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -111,50 +107,50 @@ system.l2c.avg_blocked_cycles::no_mshrs no_value # av system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks 102659 # number of writebacks -system.l2c.ReadReq_mshr_hits 99 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits 99 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits 99 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses 36158 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses 3257 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses 9 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses 140403 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses 176561 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses 176561 # number of overall MSHR misses +system.l2c.writebacks 102665 # number of writebacks +system.l2c.ReadReq_mshr_hits 95 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits 95 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits 95 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses 36170 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses 3244 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses 2 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses 140419 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses 176589 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses 176589 # number of overall MSHR misses system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.l2c.ReadReq_mshr_miss_latency 1452283500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency 131732500 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency 360000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency 5638732500 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency 7091016000 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency 7091016000 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency 131768110500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency 32345431294 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency 164113541794 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::0 0.026034 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::1 0.232193 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.258227 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::0 0.985178 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadReq_mshr_miss_latency 1451509500 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency 130965000 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency 80000 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency 5640198500 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency 7091708000 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency 7091708000 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency 131769561500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency 32342663570 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency 164112225070 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::0 0.026058 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::1 0.232437 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.258495 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::0 0.987219 # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::1 inf # mshr miss rate for UpgradeReq accesses system.l2c.UpgradeReq_mshr_miss_rate::total inf # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::0 0.321429 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::0 0.105263 # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::1 inf # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::total inf # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::0 0.569827 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::0 0.569993 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::1 inf # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::total inf # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::0 0.107971 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::1 1.133807 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 1.241778 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::0 0.107971 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::1 1.133807 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 1.241778 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency 40164.928923 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency 40445.962542 # average UpgradeReq mshr miss latency +system.l2c.demand_mshr_miss_rate::0 0.108043 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::1 1.134803 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 1.242846 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::0 0.108043 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::1 1.134803 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 1.242846 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency 40130.204589 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency 40371.454994 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency 40000 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency 40161.054251 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency 40161.847747 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency 40161.847747 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency 40166.918295 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency 40159.398377 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency 40159.398377 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency @@ -169,27 +165,27 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51109554 # DTB read hits -system.cpu.dtb.read_misses 89772 # DTB read misses -system.cpu.dtb.write_hits 11994703 # DTB write hits -system.cpu.dtb.write_misses 25525 # DTB write misses +system.cpu.dtb.read_hits 52225825 # DTB read hits +system.cpu.dtb.read_misses 89986 # DTB read misses +system.cpu.dtb.write_hits 11975736 # DTB write hits +system.cpu.dtb.write_misses 26350 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 4349 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 8382 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 661 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 4338 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 8018 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 617 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 2390 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51199326 # DTB read accesses -system.cpu.dtb.write_accesses 12020228 # DTB write accesses +system.cpu.dtb.perms_faults 2450 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 52315811 # DTB read accesses +system.cpu.dtb.write_accesses 12002086 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 63104257 # DTB hits -system.cpu.dtb.misses 115297 # DTB misses -system.cpu.dtb.accesses 63219554 # DTB accesses -system.cpu.itb.inst_hits 14358238 # ITB inst hits -system.cpu.itb.inst_misses 11476 # ITB inst misses +system.cpu.dtb.hits 64201561 # DTB hits +system.cpu.dtb.misses 116336 # DTB misses +system.cpu.dtb.accesses 64317897 # DTB accesses +system.cpu.itb.inst_hits 14135631 # ITB inst hits +system.cpu.itb.inst_misses 11185 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -198,516 +194,516 @@ system.cpu.itb.flush_tlb 2 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2618 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2607 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 8489 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 8440 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 14369714 # ITB inst accesses -system.cpu.itb.hits 14358238 # DTB hits -system.cpu.itb.misses 11476 # DTB misses -system.cpu.itb.accesses 14369714 # DTB accesses -system.cpu.numCycles 416612538 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 14146816 # ITB inst accesses +system.cpu.itb.hits 14135631 # DTB hits +system.cpu.itb.misses 11185 # DTB misses +system.cpu.itb.accesses 14146816 # DTB accesses +system.cpu.numCycles 415920995 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 16387222 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 12668617 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1109677 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 14122008 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 10400042 # Number of BTB hits +system.cpu.BPredUnit.lookups 16219215 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 12559944 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1110172 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 13927920 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 10224432 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 1438387 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 228434 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 33205064 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 105935094 # Number of instructions fetch has processed -system.cpu.fetch.Branches 16387222 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 11838429 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 24790129 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 7281806 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 140399 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 92648607 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 1264 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 149325 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 219222 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 315 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 14348946 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 1053874 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 6421 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 156122024 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.843787 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.188312 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 1424516 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 228409 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 32955891 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 104818490 # Number of instructions fetch has processed +system.cpu.fetch.Branches 16219215 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 11648948 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 24471055 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 7079806 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 137198 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 92799321 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 1248 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 151217 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 217200 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 351 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 14126420 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 1047323 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 6165 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 155547085 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.838560 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.184344 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 131359328 84.14% 84.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1797067 1.15% 85.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2650142 1.70% 86.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 3706376 2.37% 89.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2183779 1.40% 90.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1469088 0.94% 91.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2676851 1.71% 93.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 859477 0.55% 93.97% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 9419916 6.03% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 131101786 84.28% 84.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1736791 1.12% 85.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2601051 1.67% 87.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 3653656 2.35% 89.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2169863 1.39% 90.82% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1434892 0.92% 91.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2627328 1.69% 93.43% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 855909 0.55% 93.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 9365809 6.02% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 156122024 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.039334 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.254277 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 35461706 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 92496954 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 22296946 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1073972 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4792446 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 2336165 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 178310 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 123347211 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 575607 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4792446 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 37647350 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36719045 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 49837786 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 21186830 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 5938567 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 115130197 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 4438 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 893530 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 3968160 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 43280 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 119684467 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 529404061 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 529305097 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 98964 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 77501999 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 42182467 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1209283 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1098761 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12191274 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 22237858 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 14288032 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 2207613 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2740072 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 103897694 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1876028 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 126150518 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 258491 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 28028723 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 75807996 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 377489 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 156122024 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.808025 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.494664 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 155547085 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.038996 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.252015 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 35186802 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 92649693 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 21977926 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1094000 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4638664 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 2316854 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 177884 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 122073457 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 575981 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4638664 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 37340555 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36816085 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 49864787 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 20912628 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 5974366 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 113922984 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 4414 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 914987 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 3980816 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 42327 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 118460665 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 523781573 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 523685374 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 96199 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 77493785 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 40966879 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1201529 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1095575 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12285551 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 22000628 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 14180796 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1905529 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2295702 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 102943309 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1872075 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 126931651 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 252428 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 27053062 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 73124308 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 373806 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 155547085 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.816034 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.505599 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 109310496 70.02% 70.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 15452280 9.90% 79.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7704093 4.93% 84.85% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 6547773 4.19% 89.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12500649 8.01% 97.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2674638 1.71% 98.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1385356 0.89% 99.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 415101 0.27% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 131638 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 108904431 70.01% 70.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 15118772 9.72% 79.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7542016 4.85% 84.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6525767 4.20% 88.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12768009 8.21% 96.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2736654 1.76% 98.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1396269 0.90% 99.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 422710 0.27% 99.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 132457 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 156122024 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 155547085 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 45842 0.53% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 8 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.53% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8169590 94.68% 95.22% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 412814 4.78% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 45562 0.51% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 5 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.51% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8415938 94.58% 95.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 436851 4.91% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 106530 0.08% 0.08% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 60408589 47.89% 47.97% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 96901 0.08% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 3 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 3 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 3 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2257 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.05% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52851212 41.90% 89.94% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12685017 10.06% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 60109955 47.36% 47.44% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 96551 0.08% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 1 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 3 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 6 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 3 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2253 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 53954328 42.51% 90.02% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12662017 9.98% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 126150518 # Type of FU issued -system.cpu.iq.rate 0.302801 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8628254 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.068397 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 417401182 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 133881929 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 87720713 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23251 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 13846 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10518 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 134660044 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12198 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 599778 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 126931651 # Type of FU issued +system.cpu.iq.rate 0.305182 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8898356 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.070104 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 418652883 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 131886553 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 87334534 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 23945 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 13416 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10473 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 135710724 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12753 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 616189 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6553966 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 11010 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 95494 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 2507321 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 6319666 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 11234 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 32604 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 2401616 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 32840687 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1141901 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34061863 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1153574 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4792446 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 28191284 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 424606 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 105991714 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 477393 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 22237858 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 14288032 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1227462 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 89856 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 7011 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 95494 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 852380 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 256698 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1109078 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 122676478 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 51808342 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3474040 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4638664 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 28343669 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 418971 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 105030898 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 476967 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 22000628 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 14180796 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1225085 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 85041 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 7449 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 32604 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 851635 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 257956 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1109591 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 123477395 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52923959 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3454256 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 217992 # number of nop insts executed -system.cpu.iew.exec_refs 64319690 # number of memory reference insts executed -system.cpu.iew.exec_branches 11745709 # Number of branches executed -system.cpu.iew.exec_stores 12511348 # Number of stores executed -system.cpu.iew.exec_rate 0.294462 # Inst execution rate -system.cpu.iew.wb_sent 120986716 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 87731231 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47245202 # num instructions producing a value -system.cpu.iew.wb_consumers 86878076 # num instructions consuming a value +system.cpu.iew.exec_nop 215514 # number of nop insts executed +system.cpu.iew.exec_refs 65415175 # number of memory reference insts executed +system.cpu.iew.exec_branches 11714146 # Number of branches executed +system.cpu.iew.exec_stores 12491216 # Number of stores executed +system.cpu.iew.exec_rate 0.296877 # Inst execution rate +system.cpu.iew.wb_sent 121817988 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 87345007 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47064551 # num instructions producing a value +system.cpu.iew.wb_consumers 86684992 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.210582 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.543810 # average fanout of values written-back +system.cpu.iew.wb_rate 0.210004 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.542938 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 76950419 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 28805793 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1498539 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 978025 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 151411950 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.508219 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.450093 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 76941095 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 27854412 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1498269 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 978817 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 150990773 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.509575 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.459429 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 122345277 80.80% 80.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 15024261 9.92% 90.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4072409 2.69% 93.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2238793 1.48% 94.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1805162 1.19% 96.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1472326 0.97% 97.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1253236 0.83% 97.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 640621 0.42% 98.31% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2559865 1.69% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 122133629 80.89% 80.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 14849154 9.83% 90.72% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4108732 2.72% 93.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2181203 1.44% 94.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1788420 1.18% 96.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1359682 0.90% 96.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1260703 0.83% 97.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 659440 0.44% 98.25% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2649810 1.75% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 151411950 # Number of insts commited each cycle -system.cpu.commit.count 76950419 # Number of instructions committed +system.cpu.commit.committed_per_cycle::total 150990773 # Number of insts commited each cycle +system.cpu.commit.count 76941095 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27464603 # Number of memory references committed -system.cpu.commit.loads 15683892 # Number of loads committed -system.cpu.commit.membars 413156 # Number of memory barriers committed -system.cpu.commit.branches 9892324 # Number of branches committed +system.cpu.commit.refs 27460142 # Number of memory references committed +system.cpu.commit.loads 15680962 # Number of loads committed +system.cpu.commit.membars 413062 # Number of memory barriers committed +system.cpu.commit.branches 9891108 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 68502645 # Number of committed integer instructions. -system.cpu.commit.function_calls 995827 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2559865 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 68494112 # Number of committed integer instructions. +system.cpu.commit.function_calls 995603 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2649810 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 252851506 # The number of ROB reads -system.cpu.rob.rob_writes 216434899 # The number of ROB writes -system.cpu.timesIdled 1874952 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 260490514 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 76800038 # Number of Instructions Simulated -system.cpu.committedInsts_total 76800038 # Number of Instructions Simulated -system.cpu.cpi 5.424640 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.424640 # CPI: Total CPI of All Threads -system.cpu.ipc 0.184344 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.184344 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 556945889 # number of integer regfile reads -system.cpu.int_regfile_writes 90207171 # number of integer regfile writes -system.cpu.fp_regfile_reads 8143 # number of floating regfile reads -system.cpu.fp_regfile_writes 2804 # number of floating regfile writes -system.cpu.misc_regfile_reads 138641891 # number of misc regfile reads -system.cpu.misc_regfile_writes 912464 # number of misc regfile writes -system.cpu.icache.replacements 993778 # number of replacements -system.cpu.icache.tagsinuse 511.609153 # Cycle average of tags in use -system.cpu.icache.total_refs 13263624 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 994290 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 13.339794 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 6449865000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 511.609153 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.999237 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::0 13263624 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 13263624 # number of ReadReq hits -system.cpu.icache.demand_hits::0 13263624 # number of demand (read+write) hits +system.cpu.rob.rob_reads 251379971 # The number of ROB reads +system.cpu.rob.rob_writes 214361160 # The number of ROB writes +system.cpu.timesIdled 1877573 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 260373910 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 76790714 # Number of Instructions Simulated +system.cpu.committedInsts_total 76790714 # Number of Instructions Simulated +system.cpu.cpi 5.416293 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.416293 # CPI: Total CPI of All Threads +system.cpu.ipc 0.184628 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.184628 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 559837261 # number of integer regfile reads +system.cpu.int_regfile_writes 89743570 # number of integer regfile writes +system.cpu.fp_regfile_reads 8283 # number of floating regfile reads +system.cpu.fp_regfile_writes 2809 # number of floating regfile writes +system.cpu.misc_regfile_reads 137364406 # number of misc regfile reads +system.cpu.misc_regfile_writes 912286 # number of misc regfile writes +system.cpu.icache.replacements 993006 # number of replacements +system.cpu.icache.tagsinuse 511.614815 # Cycle average of tags in use +system.cpu.icache.total_refs 13045370 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 993518 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 13.130482 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 6445921000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::0 511.614815 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.999248 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::0 13045370 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 13045370 # number of ReadReq hits +system.cpu.icache.demand_hits::0 13045370 # number of demand (read+write) hits system.cpu.icache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 13263624 # number of demand (read+write) hits -system.cpu.icache.overall_hits::0 13263624 # number of overall hits +system.cpu.icache.demand_hits::total 13045370 # number of demand (read+write) hits +system.cpu.icache.overall_hits::0 13045370 # number of overall hits system.cpu.icache.overall_hits::1 0 # number of overall hits -system.cpu.icache.overall_hits::total 13263624 # number of overall hits -system.cpu.icache.ReadReq_misses::0 1085201 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1085201 # number of ReadReq misses -system.cpu.icache.demand_misses::0 1085201 # number of demand (read+write) misses +system.cpu.icache.overall_hits::total 13045370 # number of overall hits +system.cpu.icache.ReadReq_misses::0 1080929 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1080929 # number of ReadReq misses +system.cpu.icache.demand_misses::0 1080929 # number of demand (read+write) misses system.cpu.icache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1085201 # number of demand (read+write) misses -system.cpu.icache.overall_misses::0 1085201 # number of overall misses +system.cpu.icache.demand_misses::total 1080929 # number of demand (read+write) misses +system.cpu.icache.overall_misses::0 1080929 # number of overall misses system.cpu.icache.overall_misses::1 0 # number of overall misses -system.cpu.icache.overall_misses::total 1085201 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 15970611491 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 15970611491 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 15970611491 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::0 14348825 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 14348825 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::0 14348825 # number of demand (read+write) accesses +system.cpu.icache.overall_misses::total 1080929 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 15935046488 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 15935046488 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 15935046488 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::0 14126299 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 14126299 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::0 14126299 # number of demand (read+write) accesses system.cpu.icache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 14348825 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::0 14348825 # number of overall (read+write) accesses +system.cpu.icache.demand_accesses::total 14126299 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::0 14126299 # number of overall (read+write) accesses system.cpu.icache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 14348825 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::0 0.075630 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::0 0.075630 # miss rate for demand accesses +system.cpu.icache.overall_accesses::total 14126299 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::0 0.076519 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::0 0.076519 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::0 0.075630 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::0 0.076519 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::0 14716.731270 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::0 14741.991831 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu.icache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::0 14716.731270 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::0 14741.991831 # average overall miss latency system.cpu.icache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu.icache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::0 14716.731270 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::0 14741.991831 # average overall miss latency system.cpu.icache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu.icache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2367996 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_mshrs 2385493 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 355 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 357 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 6670.411268 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 6682.053221 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.writebacks 57801 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 90865 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 90865 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 90865 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 994336 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 994336 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 994336 # number of overall MSHR misses +system.cpu.icache.writebacks 57770 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits 87373 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 87373 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 87373 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 993556 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 993556 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 993556 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 11881405996 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 11881405996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 11881405996 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 11874405493 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 11874405493 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 11874405493 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency 6359500 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency 6359500 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::0 0.069297 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::0 0.070334 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::0 0.069297 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::0 0.070334 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::0 0.069297 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::0 0.070334 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 11949.085617 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 11949.085617 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 11949.085617 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 11951.420446 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 11951.420446 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 11951.420446 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 644301 # number of replacements -system.cpu.dcache.tagsinuse 511.991682 # Cycle average of tags in use -system.cpu.dcache.total_refs 22398030 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 644813 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 34.735699 # Average number of references to valid blocks. +system.cpu.dcache.replacements 644346 # number of replacements +system.cpu.dcache.tagsinuse 511.991681 # Cycle average of tags in use +system.cpu.dcache.total_refs 22273031 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 644858 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 34.539435 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 48663000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 511.991682 # Average occupied blocks per context +system.cpu.dcache.occ_blocks::0 511.991681 # Average occupied blocks per context system.cpu.dcache.occ_percent::0 0.999984 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::0 14543242 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 14543242 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::0 7265728 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7265728 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::0 300074 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 300074 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::0 285526 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 285526 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::0 21808970 # number of demand (read+write) hits +system.cpu.dcache.ReadReq_hits::0 14419247 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 14419247 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::0 7264920 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7264920 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::0 299971 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 299971 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::0 285485 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 285485 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::0 21684167 # number of demand (read+write) hits system.cpu.dcache.demand_hits::1 0 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21808970 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::0 21808970 # number of overall hits +system.cpu.dcache.demand_hits::total 21684167 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::0 21684167 # number of overall hits system.cpu.dcache.overall_hits::1 0 # number of overall hits -system.cpu.dcache.overall_hits::total 21808970 # number of overall hits -system.cpu.dcache.ReadReq_misses::0 725476 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 725476 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::0 2967115 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2967115 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::0 13509 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13509 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::0 29 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 29 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::0 3692591 # number of demand (read+write) misses +system.cpu.dcache.overall_hits::total 21684167 # number of overall hits +system.cpu.dcache.ReadReq_misses::0 724263 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 724263 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::0 2966438 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2966438 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::0 13488 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13488 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::0 19 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 19 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::0 3690701 # number of demand (read+write) misses system.cpu.dcache.demand_misses::1 0 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3692591 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::0 3692591 # number of overall misses +system.cpu.dcache.demand_misses::total 3690701 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::0 3690701 # number of overall misses system.cpu.dcache.overall_misses::1 0 # number of overall misses -system.cpu.dcache.overall_misses::total 3692591 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 10888742000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 110296988750 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency 219229500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency 779000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency 121185730750 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 121185730750 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::0 15268718 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 15268718 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::0 10232843 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10232843 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::0 313583 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 313583 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::0 285555 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 285555 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::0 25501561 # number of demand (read+write) accesses +system.cpu.dcache.overall_misses::total 3690701 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 10889184500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 110353624242 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency 218944000 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency 357000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency 121242808742 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 121242808742 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::0 15143510 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 15143510 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::0 10231358 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10231358 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::0 313459 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 313459 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::0 285504 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 285504 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::0 25374868 # number of demand (read+write) accesses system.cpu.dcache.demand_accesses::1 0 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 25501561 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::0 25501561 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::total 25374868 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::0 25374868 # number of overall (read+write) accesses system.cpu.dcache.overall_accesses::1 0 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 25501561 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::0 0.047514 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::0 0.289960 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::0 0.043080 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::0 0.000102 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::0 0.144799 # miss rate for demand accesses +system.cpu.dcache.overall_accesses::total 25374868 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::0 0.047827 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::0 0.289936 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::0 0.043030 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::0 0.000067 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::0 0.145447 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::1 no_value # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total no_value # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::0 0.144799 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::0 0.145447 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::1 no_value # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total no_value # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::0 15009.100232 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::0 15034.848529 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::1 inf # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total inf # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::0 37173.142514 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::0 37200.718249 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::1 inf # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total inf # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::0 16228.403287 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::0 16232.502966 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::1 inf # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total inf # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::0 26862.068966 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::0 18789.473684 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::1 inf # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total inf # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::0 32818.617266 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::0 32850.888962 # average overall miss latency system.cpu.dcache.demand_avg_miss_latency::1 inf # average overall miss latency system.cpu.dcache.demand_avg_miss_latency::total inf # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::0 32818.617266 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::0 32850.888962 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::1 inf # average overall miss latency system.cpu.dcache.overall_avg_miss_latency::total inf # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 16440438 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 7572500 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2965 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 283 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 5544.835750 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 26757.950530 # average number of cycles each access was blocked +system.cpu.dcache.blocked_cycles::no_mshrs 16719933 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 7529000 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2957 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 277 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 5654.356781 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 27180.505415 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 573108 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 338981 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 2717547 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits 1453 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits 3056528 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 3056528 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 386495 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 249568 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses 12056 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses 29 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses 636063 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 636063 # number of overall MSHR misses +system.cpu.dcache.writebacks 573004 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 337704 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 2716896 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits 1445 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits 3054600 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 3054600 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 386559 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 249542 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses 12043 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses 19 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses 636101 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 636101 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 5252112000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 8923093438 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency 161656000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency 684500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 14175205438 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 14175205438 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency 147157433500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency 42270831280 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency 189428264780 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::0 0.025313 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency 5253783500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 8925189433 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency 161542500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency 293500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 14178972933 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 14178972933 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency 147158793000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency 42258212210 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency 189417005210 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::0 0.025526 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::1 inf # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total inf # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::0 0.024389 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::0 0.024390 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::1 inf # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total inf # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::0 0.038446 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::0 0.038420 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_mshr_miss_rate::1 inf # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total inf # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::0 0.000102 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::0 0.000067 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::1 inf # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total inf # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::0 0.024942 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::0 0.025068 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::1 inf # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total inf # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::0 0.024942 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::0 0.025068 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::1 inf # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total inf # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13589.081359 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35754.156935 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 13408.759124 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency 23603.448276 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 22285.851304 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 22285.851304 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13591.155555 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35766.281560 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 13413.808852 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency 15447.368421 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 22290.442765 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 22290.442765 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency @@ -768,8 +764,8 @@ system.iocache.overall_mshr_misses 0 # nu system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles -system.iocache.ReadReq_mshr_uncacheable_latency 1308136733935 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency 1308136733935 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency 1307895610037 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency 1307895610037 # number of overall MSHR uncacheable cycles system.iocache.demand_mshr_miss_rate::0 no_value # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::1 no_value # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::total no_value # mshr miss rate for demand accesses @@ -784,6 +780,6 @@ system.iocache.mshr_cap_events 0 # nu system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 88013 # number of quiesce instructions executed +system.cpu.kern.inst.quiesce 87985 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- |