summaryrefslogtreecommitdiff
path: root/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2011-04-12 16:09:20 -0400
committerAli Saidi <saidi@eecs.umich.edu>2011-04-12 16:09:20 -0400
commitd50d0152d0ea40e93c73dec1ffb6f37e79609fdd (patch)
treec3e2400206e83dd3ca5f36a53ba5e88d31f26ac4 /tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
parent4b61abe8da876ed3e56a1851384ec11ede65bd89 (diff)
downloadgem5-d50d0152d0ea40e93c73dec1ffb6f37e79609fdd.tar.xz
ARM: Fix stats for ARM_SE checkpoint restore fix.
Register reads/writes done in startup() count against the stats while they don't count if done in initState().
Diffstat (limited to 'tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt')
-rw-r--r--tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt14
1 files changed, 7 insertions, 7 deletions
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
index 280797690..365ff8ea3 100644
--- a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 64138 # Simulator instruction rate (inst/s)
-host_mem_usage 388624 # Number of bytes of host memory used
-host_seconds 1422.72 # Real time elapsed on the host
-host_tick_rate 31485248 # Simulator tick rate (ticks/s)
+host_inst_rate 190258 # Simulator instruction rate (inst/s)
+host_mem_usage 391364 # Number of bytes of host memory used
+host_seconds 479.61 # Real time elapsed on the host
+host_tick_rate 93397782 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 91249905 # Number of instructions simulated
sim_seconds 0.044795 # Number of seconds simulated
@@ -288,7 +288,7 @@ system.cpu.iew.memOrderViolationEvents 14224 # Nu
system.cpu.iew.predictedNotTakenIncorrect 282853 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 1526930 # Number of branches that were predicted taken incorrectly
system.cpu.int_regfile_reads 259728905 # number of integer regfile reads
-system.cpu.int_regfile_writes 80595216 # number of integer regfile writes
+system.cpu.int_regfile_writes 80595212 # number of integer regfile writes
system.cpu.ipc 1.018534 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.018534 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
@@ -497,8 +497,8 @@ system.cpu.memDep0.conflictingLoads 672298 # Nu
system.cpu.memDep0.conflictingStores 377389 # Number of conflicting stores.
system.cpu.memDep0.insertedLoads 31496278 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 6614347 # Number of stores inserted to the mem dependence unit.
-system.cpu.misc_regfile_reads 197340646 # number of misc regfile reads
-system.cpu.misc_regfile_writes 11604 # number of misc regfile writes
+system.cpu.misc_regfile_reads 197340644 # number of misc regfile reads
+system.cpu.misc_regfile_writes 11602 # number of misc regfile writes
system.cpu.numCycles 89589473 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started