diff options
| author | Steve Reinhardt <stever@gmail.com> | 2010-09-09 14:40:19 -0400 |
|---|---|---|
| committer | Steve Reinhardt <stever@gmail.com> | 2010-09-09 14:40:19 -0400 |
| commit | 9e45ada1718b6df9310757fdc7cd78db4695516f (patch) | |
| tree | c5cc9f2173f36e38addd8ca08e32ac010e56ef73 /tests/long/10.mcf/ref | |
| parent | 12497284949cb5418e6bc403723c034aee655666 (diff) | |
| download | gem5-9e45ada1718b6df9310757fdc7cd78db4695516f.tar.xz | |
stats: update stats for preceding coherence changes
Because the handling of the E state for multilevel caches
has changed, stats are affected for any non-ruby config
with caches, even uniprocessor simple CPU.
Diffstat (limited to 'tests/long/10.mcf/ref')
9 files changed, 274 insertions, 265 deletions
diff --git a/tests/long/10.mcf/ref/arm/linux/simple-timing/config.ini b/tests/long/10.mcf/ref/arm/linux/simple-timing/config.ini index c9498a09b..5e9ca96c9 100644 --- a/tests/long/10.mcf/ref/arm/linux/simple-timing/config.ini +++ b/tests/long/10.mcf/ref/arm/linux/simple-timing/config.ini @@ -152,7 +152,7 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=mcf mcf.in -cwd=build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-timing +cwd=build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing egid=100 env= errout=cerr diff --git a/tests/long/10.mcf/ref/arm/linux/simple-timing/simout b/tests/long/10.mcf/ref/arm/linux/simple-timing/simout index 96976b990..de9fd3dbd 100755 --- a/tests/long/10.mcf/ref/arm/linux/simple-timing/simout +++ b/tests/long/10.mcf/ref/arm/linux/simple-timing/simout @@ -1,3 +1,5 @@ +Redirecting stdout to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing/simout +Redirecting stderr to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -5,11 +7,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 24 2010 15:34:40 -M5 revision 1c687284910c 7619 default qtip round2.patch tip qbase -M5 started Aug 24 2010 15:38:31 +M5 compiled Aug 26 2010 13:52:30 +M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix +M5 started Aug 26 2010 14:11:34 M5 executing on zizzer -command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-timing +command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/opt/long/10.mcf/arm/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -28,4 +30,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 152158072000 because target called exit() +Exiting @ tick 152155526000 because target called exit() diff --git a/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt index 4acab86d6..82be14609 100644 --- a/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1413696 # Simulator instruction rate (inst/s) -host_mem_usage 343480 # Number of bytes of host memory used -host_seconds 64.50 # Real time elapsed on the host -host_tick_rate 2359219725 # Simulator tick rate (ticks/s) +host_inst_rate 1008175 # Simulator instruction rate (inst/s) +host_mem_usage 344580 # Number of bytes of host memory used +host_seconds 90.44 # Real time elapsed on the host +host_tick_rate 1682447495 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 91176087 # Number of instructions simulated -sim_seconds 0.152158 # Number of seconds simulated -sim_ticks 152158072000 # Number of ticks simulated +sim_seconds 0.152156 # Number of seconds simulated +sim_ticks 152155526000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 22564820 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_avg_miss_latency 14013.903608 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11013.903608 # average ReadReq mshr miss latency @@ -19,15 +19,15 @@ system.cpu.dcache.ReadReq_mshr_miss_latency 9914694000 # system.cpu.dcache.ReadReq_mshr_miss_rate 0.039894 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 900198 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 4738868 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 56000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53000 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 4642722 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 5384176000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.020289 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 96146 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 5095738000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.020289 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 96146 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_avg_miss_latency 55998.688893 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52998.688893 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 4642766 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 5381586000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.020280 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 96102 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_miss_latency 5093280000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.020280 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 96102 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.avg_refs 27.837649 # Average number of references to valid blocks. @@ -37,42 +37,42 @@ system.cpu.dcache.blocked_cycles::no_mshrs 0 # system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 27303688 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 18065.511510 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 15065.511510 # average overall mshr miss latency -system.cpu.dcache.demand_hits 26307344 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 17999464000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.036491 # miss rate for demand accesses -system.cpu.dcache.demand_misses 996344 # number of demand (read+write) misses +system.cpu.dcache.demand_avg_miss_latency 18063.709726 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 15063.709726 # average overall mshr miss latency +system.cpu.dcache.demand_hits 26307388 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 17996874000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.036490 # miss rate for demand accesses +system.cpu.dcache.demand_misses 996300 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 15010432000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.036491 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 996344 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_miss_latency 15007974000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.036490 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 996300 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.874740 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 3582.934837 # Average occupied blocks per context +system.cpu.dcache.occ_%::0 0.874745 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 3582.956819 # Average occupied blocks per context system.cpu.dcache.overall_accesses 27303688 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 18065.511510 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 15065.511510 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 18063.709726 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 15063.709726 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 26307344 # number of overall hits -system.cpu.dcache.overall_miss_latency 17999464000 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.036491 # miss rate for overall accesses -system.cpu.dcache.overall_misses 996344 # number of overall misses +system.cpu.dcache.overall_hits 26307388 # number of overall hits +system.cpu.dcache.overall_miss_latency 17996874000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.036490 # miss rate for overall accesses +system.cpu.dcache.overall_misses 996300 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 15010432000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.036491 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 996344 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_miss_latency 15007974000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.036490 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 996300 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.replacements 942711 # number of replacements system.cpu.dcache.sampled_refs 946807 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 3582.934837 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 3582.956819 # Cycle average of tags in use system.cpu.dcache.total_refs 26356881 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 54489025000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 96053 # number of writebacks +system.cpu.dcache.warmup_cycle 54487870000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 96132 # number of writebacks system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses @@ -114,8 +114,8 @@ system.cpu.icache.demand_mshr_misses 599 # nu system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.occ_%::0 0.249734 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 511.454894 # Average occupied blocks per context +system.cpu.icache.occ_%::0 0.249735 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::0 511.457636 # Average occupied blocks per context system.cpu.icache.overall_accesses 107819118 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency 54667.779633 # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency 51667.779633 # average overall mshr miss latency @@ -133,7 +133,7 @@ system.cpu.icache.overall_mshr_uncacheable_misses 0 system.cpu.icache.replacements 2 # number of replacements system.cpu.icache.sampled_refs 599 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 511.454894 # Cycle average of tags in use +system.cpu.icache.tagsinuse 511.457636 # Cycle average of tags in use system.cpu.icache.total_refs 107818519 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks @@ -150,12 +150,13 @@ system.cpu.itb.write_misses 0 # DT system.cpu.l2cache.ReadExReq_accesses 46609 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 2423668000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses 46609 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 1864360000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses 46609 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_hits 3 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_miss_latency 2423512000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 0.999936 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 46606 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 1864240000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.999936 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 46606 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 900797 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency @@ -166,20 +167,20 @@ system.cpu.l2cache.ReadReq_misses 878 # nu system.cpu.l2cache.ReadReq_mshr_miss_latency 35120000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.000975 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 878 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_accesses 49537 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses 49493 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_avg_miss_latency 52000 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 2575924000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 2573636000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses 49537 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1981480000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_misses 49493 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1979720000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses 49537 # number of UpgradeReq MSHR misses -system.cpu.l2cache.Writeback_accesses 96053 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 96053 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_mshr_misses 49493 # number of UpgradeReq MSHR misses +system.cpu.l2cache.Writeback_accesses 96132 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 96132 # number of Writeback hits system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 52.567404 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 52.533433 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked @@ -188,44 +189,44 @@ system.cpu.l2cache.cache_copies 0 # nu system.cpu.l2cache.demand_accesses 947406 # number of demand (read+write) accesses system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 899919 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 2469324000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.050123 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 47487 # number of demand (read+write) misses +system.cpu.l2cache.demand_hits 899922 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 2469168000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.050120 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 47484 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 1899480000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.050123 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 47487 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 1899360000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.050120 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 47484 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.009182 # Average percentage of cache occupancy -system.cpu.l2cache.occ_%::1 0.265752 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 300.880505 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 8708.164911 # Average occupied blocks per context +system.cpu.l2cache.occ_%::0 0.009784 # Average percentage of cache occupancy +system.cpu.l2cache.occ_%::1 0.265384 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 320.609441 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 8696.109935 # Average occupied blocks per context system.cpu.l2cache.overall_accesses 947406 # number of overall (read+write) accesses system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 899919 # number of overall hits -system.cpu.l2cache.overall_miss_latency 2469324000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.050123 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 47487 # number of overall misses +system.cpu.l2cache.overall_hits 899922 # number of overall hits +system.cpu.l2cache.overall_miss_latency 2469168000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.050120 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 47484 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 1899480000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.050123 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 47487 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 1899360000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.050120 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 47484 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.replacements 678 # number of replacements -system.cpu.l2cache.sampled_refs 15333 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 15344 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 9009.045417 # Cycle average of tags in use -system.cpu.l2cache.total_refs 806016 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 9016.719375 # Cycle average of tags in use +system.cpu.l2cache.total_refs 806073 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 35 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 304316144 # number of cpu cycles simulated +system.cpu.numCycles 304311052 # number of cpu cycles simulated system.cpu.num_insts 91176087 # Number of instructions executed system.cpu.num_refs 27330336 # Number of memory references system.cpu.workload.PROG:num_syscalls 442 # Number of system calls diff --git a/tests/long/10.mcf/ref/sparc/linux/simple-timing/config.ini b/tests/long/10.mcf/ref/sparc/linux/simple-timing/config.ini index 4adb0acbf..dbbbea9b7 100644 --- a/tests/long/10.mcf/ref/sparc/linux/simple-timing/config.ini +++ b/tests/long/10.mcf/ref/sparc/linux/simple-timing/config.ini @@ -152,14 +152,14 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=mcf mcf.in -cwd=build/SPARC_SE/tests/fast/long/10.mcf/sparc/linux/simple-timing +cwd=build/SPARC_SE/tests/opt/long/10.mcf/sparc/linux/simple-timing egid=100 env= errout=cerr euid=100 -executable=/proj/aatl_perfmod_arch/m5_binaries/cpu2000/binaries/sparc/linux/mcf +executable=/dist/m5/cpu2000/binaries/sparc/linux/mcf gid=100 -input=/proj/aatl_perfmod_arch/m5_binaries/cpu2000/data/mcf/smred/input/mcf.in +input=/dist/m5/cpu2000/data/mcf/smred/input/mcf.in max_stack_size=67108864 output=cout pid=100 diff --git a/tests/long/10.mcf/ref/sparc/linux/simple-timing/simout b/tests/long/10.mcf/ref/sparc/linux/simple-timing/simout index 80c9b27b1..afcf30904 100755 --- a/tests/long/10.mcf/ref/sparc/linux/simple-timing/simout +++ b/tests/long/10.mcf/ref/sparc/linux/simple-timing/simout @@ -1,3 +1,5 @@ +Redirecting stdout to build/SPARC_SE/tests/opt/long/10.mcf/sparc/linux/simple-timing/simout +Redirecting stderr to build/SPARC_SE/tests/opt/long/10.mcf/sparc/linux/simple-timing/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -5,11 +7,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 25 2010 03:11:27 -M5 revision 1a33ca29ec29 6980 default share-aware-test-update.patch tip qtip -M5 started Feb 25 2010 03:30:29 -M5 executing on SC2B0619 -command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/10.mcf/sparc/linux/simple-timing -re tests/run.py build/SPARC_SE/tests/fast/long/10.mcf/sparc/linux/simple-timing +M5 compiled Aug 26 2010 13:03:41 +M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix +M5 started Aug 26 2010 13:06:13 +M5 executing on zizzer +command line: build/SPARC_SE/m5.opt -d build/SPARC_SE/tests/opt/long/10.mcf/sparc/linux/simple-timing -re tests/run.py build/SPARC_SE/tests/opt/long/10.mcf/sparc/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -28,4 +30,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 366435406000 because target called exit() +Exiting @ tick 366433850000 because target called exit() diff --git a/tests/long/10.mcf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/10.mcf/ref/sparc/linux/simple-timing/stats.txt index 5683e9007..14b141378 100644 --- a/tests/long/10.mcf/ref/sparc/linux/simple-timing/stats.txt +++ b/tests/long/10.mcf/ref/sparc/linux/simple-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 794629 # Simulator instruction rate (inst/s) -host_mem_usage 325576 # Number of bytes of host memory used -host_seconds 306.85 # Real time elapsed on the host -host_tick_rate 1194166006 # Simulator tick rate (ticks/s) +host_inst_rate 994564 # Simulator instruction rate (inst/s) +host_mem_usage 343716 # Number of bytes of host memory used +host_seconds 245.17 # Real time elapsed on the host +host_tick_rate 1494621764 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 243835278 # Number of instructions simulated -sim_seconds 0.366435 # Number of seconds simulated -sim_ticks 366435406000 # Number of ticks simulated +sim_seconds 0.366434 # Number of seconds simulated +sim_ticks 366433850000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 82220434 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_avg_miss_latency 14009.690242 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11009.690242 # average ReadReq mshr miss latency @@ -29,15 +29,15 @@ system.cpu.dcache.SwapReq_mshr_miss_latency 424000 # system.cpu.dcache.SwapReq_mshr_miss_rate 0.002059 # mshr miss rate for SwapReq accesses system.cpu.dcache.SwapReq_mshr_misses 8 # number of SwapReq MSHR misses system.cpu.dcache.WriteReq_accesses 22901951 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 56000 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53000 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 22806988 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 5317928000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.004147 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 94963 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 5033039000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.004147 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 94963 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_avg_miss_latency 55998.672804 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52998.672804 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 22807014 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 5316346000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.004145 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 94937 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_miss_latency 5031535000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.004145 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 94937 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.avg_refs 110.887522 # Average number of references to valid blocks. @@ -47,42 +47,42 @@ system.cpu.dcache.blocked_cycles::no_mshrs 0 # system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 105122385 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 18046.382944 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 15046.382944 # average overall mshr miss latency -system.cpu.dcache.demand_hits 104134565 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 17826578000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_avg_miss_latency 18045.256400 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 15045.256400 # average overall mshr miss latency +system.cpu.dcache.demand_hits 104134591 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 17824996000 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate 0.009397 # miss rate for demand accesses -system.cpu.dcache.demand_misses 987820 # number of demand (read+write) misses +system.cpu.dcache.demand_misses 987794 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 14863118000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 14861614000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.009397 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 987820 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses 987794 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.871490 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 3569.622607 # Average occupied blocks per context +system.cpu.dcache.occ_%::0 0.871491 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 3569.628477 # Average occupied blocks per context system.cpu.dcache.overall_accesses 105122385 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 18046.382944 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 15046.382944 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 18045.256400 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 15045.256400 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 104134565 # number of overall hits -system.cpu.dcache.overall_miss_latency 17826578000 # number of overall miss cycles +system.cpu.dcache.overall_hits 104134591 # number of overall hits +system.cpu.dcache.overall_miss_latency 17824996000 # number of overall miss cycles system.cpu.dcache.overall_miss_rate 0.009397 # miss rate for overall accesses -system.cpu.dcache.overall_misses 987820 # number of overall misses +system.cpu.dcache.overall_misses 987794 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 14863118000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 14861614000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.009397 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 987820 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses 987794 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.replacements 935475 # number of replacements system.cpu.dcache.sampled_refs 939571 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 3569.622607 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 3569.628477 # Cycle average of tags in use system.cpu.dcache.total_refs 104186700 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 134379688000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 94877 # number of writebacks +system.cpu.dcache.warmup_cycle 134378918000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 94947 # number of writebacks system.cpu.icache.ReadReq_accesses 244421512 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_avg_miss_latency 55904.761905 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency 52904.761905 # average ReadReq mshr miss latency @@ -116,7 +116,7 @@ system.cpu.icache.fast_writes 0 # nu system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.occ_%::0 0.354611 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 726.242454 # Average occupied blocks per context +system.cpu.icache.occ_blocks::0 726.243472 # Average occupied blocks per context system.cpu.icache.overall_accesses 244421512 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency 55904.761905 # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency 52904.761905 # average overall mshr miss latency @@ -134,7 +134,7 @@ system.cpu.icache.overall_mshr_uncacheable_misses 0 system.cpu.icache.replacements 25 # number of replacements system.cpu.icache.sampled_refs 882 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 726.242454 # Cycle average of tags in use +system.cpu.icache.tagsinuse 726.243472 # Cycle average of tags in use system.cpu.icache.total_refs 244420630 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks @@ -142,12 +142,13 @@ system.cpu.idle_fraction 0 # Pe system.cpu.l2cache.ReadExReq_accesses 46714 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_avg_miss_latency 52000 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 2429128000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses 46714 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 1868560000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses 46714 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_hits 3 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_miss_latency 2428972000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 0.999936 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 46711 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 1868440000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.999936 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 46711 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 893739 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency @@ -158,20 +159,20 @@ system.cpu.l2cache.ReadReq_misses 1086 # nu system.cpu.l2cache.ReadReq_mshr_miss_latency 43440000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001215 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_misses 1086 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_accesses 48257 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses 48231 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_avg_miss_latency 52000 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 2509364000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 2508012000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses 48257 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1930280000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_misses 48231 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1929240000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses 48257 # number of UpgradeReq MSHR misses -system.cpu.l2cache.Writeback_accesses 94877 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 94877 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_mshr_misses 48231 # number of UpgradeReq MSHR misses +system.cpu.l2cache.Writeback_accesses 94947 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 94947 # number of Writeback hits system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 51.559226 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 51.538160 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked @@ -180,44 +181,44 @@ system.cpu.l2cache.cache_copies 0 # nu system.cpu.l2cache.demand_accesses 940453 # number of demand (read+write) accesses system.cpu.l2cache.demand_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 892653 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 2485600000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.050827 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 47800 # number of demand (read+write) misses +system.cpu.l2cache.demand_hits 892656 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 2485444000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.050823 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 47797 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 1912000000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.050827 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 47800 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 1911880000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.050823 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 47797 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.010976 # Average percentage of cache occupancy -system.cpu.l2cache.occ_%::1 0.262444 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 359.659901 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 8599.756547 # Average occupied blocks per context +system.cpu.l2cache.occ_%::0 0.011380 # Average percentage of cache occupancy +system.cpu.l2cache.occ_%::1 0.262199 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 372.883816 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 8591.744977 # Average occupied blocks per context system.cpu.l2cache.overall_accesses 940453 # number of overall (read+write) accesses system.cpu.l2cache.overall_avg_miss_latency 52000 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 892653 # number of overall hits -system.cpu.l2cache.overall_miss_latency 2485600000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.050827 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 47800 # number of overall misses +system.cpu.l2cache.overall_hits 892656 # number of overall hits +system.cpu.l2cache.overall_miss_latency 2485444000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.050823 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 47797 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 1912000000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.050827 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 47800 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 1911880000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.050823 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 47797 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.replacements 891 # number of replacements -system.cpu.l2cache.sampled_refs 15559 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 15566 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 8959.416448 # Cycle average of tags in use -system.cpu.l2cache.total_refs 802210 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 8964.628794 # Cycle average of tags in use +system.cpu.l2cache.total_refs 802243 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 41 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 732870812 # number of cpu cycles simulated +system.cpu.numCycles 732867700 # number of cpu cycles simulated system.cpu.num_insts 243835278 # Number of instructions executed system.cpu.num_refs 105711442 # Number of memory references system.cpu.workload.PROG:num_syscalls 443 # Number of system calls diff --git a/tests/long/10.mcf/ref/x86/linux/simple-timing/config.ini b/tests/long/10.mcf/ref/x86/linux/simple-timing/config.ini index de79d221c..a75b06e16 100644 --- a/tests/long/10.mcf/ref/x86/linux/simple-timing/config.ini +++ b/tests/long/10.mcf/ref/x86/linux/simple-timing/config.ini @@ -152,7 +152,7 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=mcf mcf.in -cwd=build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-timing +cwd=build/X86_SE/tests/opt/long/10.mcf/x86/linux/simple-timing egid=100 env= errout=cerr diff --git a/tests/long/10.mcf/ref/x86/linux/simple-timing/simout b/tests/long/10.mcf/ref/x86/linux/simple-timing/simout index 2387d9ba4..243f7ada9 100755 --- a/tests/long/10.mcf/ref/x86/linux/simple-timing/simout +++ b/tests/long/10.mcf/ref/x86/linux/simple-timing/simout @@ -1,3 +1,5 @@ +Redirecting stdout to build/X86_SE/tests/opt/long/10.mcf/x86/linux/simple-timing/simout +Redirecting stderr to build/X86_SE/tests/opt/long/10.mcf/x86/linux/simple-timing/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -5,11 +7,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled May 2 2010 23:23:01 -M5 revision 674289bfe108 7074 default qtip tip updateauxvectorsstats.patch -M5 started May 2 2010 23:23:02 -M5 executing on burrito -command line: build/X86_SE/m5.fast -d build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/fast/long/10.mcf/x86/linux/simple-timing +M5 compiled Aug 26 2010 13:20:12 +M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix +M5 started Aug 26 2010 13:47:25 +M5 executing on zizzer +command line: build/X86_SE/m5.opt -d build/X86_SE/tests/opt/long/10.mcf/x86/linux/simple-timing -re tests/run.py build/X86_SE/tests/opt/long/10.mcf/x86/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -28,4 +30,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 382077495000 because target called exit() +Exiting @ tick 378879619000 because target called exit() diff --git a/tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt index d22d6c30b..951737b71 100644 --- a/tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt +++ b/tests/long/10.mcf/ref/x86/linux/simple-timing/stats.txt @@ -1,33 +1,33 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1204056 # Simulator instruction rate (inst/s) -host_mem_usage 359708 # Number of bytes of host memory used -host_seconds 223.99 # Real time elapsed on the host -host_tick_rate 1705780609 # Simulator tick rate (ticks/s) +host_inst_rate 1022159 # Simulator instruction rate (inst/s) +host_mem_usage 344728 # Number of bytes of host memory used +host_seconds 263.85 # Real time elapsed on the host +host_tick_rate 1435967954 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 269696010 # Number of instructions simulated -sim_seconds 0.382077 # Number of seconds simulated -sim_ticks 382077495000 # Number of ticks simulated +sim_seconds 0.378880 # Number of seconds simulated +sim_ticks 378879619000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 90779450 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 15892.283447 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12892.283447 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_miss_latency 15327.890775 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12327.890775 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_hits 88818730 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 31160318000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency 30053702000 # number of ReadReq miss cycles system.cpu.dcache.ReadReq_miss_rate 0.021599 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 1960720 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 25278158000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 24171542000 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.021599 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 1960720 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 31439751 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 56000.038318 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53000.038318 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 31204877 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 13152953000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.007471 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 234874 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 12448331000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate 0.007471 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses 234874 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_avg_miss_latency 55478.946733 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52478.946733 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 31241017 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 11025553000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.006321 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 198734 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_miss_latency 10429351000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate 0.006321 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_misses 198734 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.avg_refs 58.133678 # Average number of references to valid blocks. @@ -37,42 +37,42 @@ system.cpu.dcache.blocked_cycles::no_mshrs 0 # system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 122219201 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 20182.816586 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 17182.816586 # average overall mshr miss latency -system.cpu.dcache.demand_hits 120023607 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 44313271000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.017964 # miss rate for demand accesses -system.cpu.dcache.demand_misses 2195594 # number of demand (read+write) misses +system.cpu.dcache.demand_avg_miss_latency 19022.982198 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 16022.982198 # average overall mshr miss latency +system.cpu.dcache.demand_hits 120059747 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 41079255000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.017669 # miss rate for demand accesses +system.cpu.dcache.demand_misses 2159454 # number of demand (read+write) misses system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 37726489000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate 0.017964 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses 2195594 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_miss_latency 34600893000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_rate 0.017669 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_misses 2159454 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.995398 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 4077.149063 # Average occupied blocks per context +system.cpu.dcache.occ_%::0 0.995362 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 4077.003489 # Average occupied blocks per context system.cpu.dcache.overall_accesses 122219201 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 20182.816586 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 17182.816586 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 19022.982198 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 16022.982198 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 120023607 # number of overall hits -system.cpu.dcache.overall_miss_latency 44313271000 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.017964 # miss rate for overall accesses -system.cpu.dcache.overall_misses 2195594 # number of overall misses +system.cpu.dcache.overall_hits 120059747 # number of overall hits +system.cpu.dcache.overall_miss_latency 41079255000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.017669 # miss rate for overall accesses +system.cpu.dcache.overall_misses 2159454 # number of overall misses system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 37726489000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate 0.017964 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses 2195594 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_miss_latency 34600893000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_rate 0.017669 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_misses 2159454 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.dcache.replacements 2062733 # number of replacements system.cpu.dcache.sampled_refs 2066829 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 4077.149063 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4077.003489 # Cycle average of tags in use system.cpu.dcache.total_refs 120152372 # Total number of references to valid blocks. -system.cpu.dcache.warmup_cycle 127446193000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks 234826 # number of writebacks +system.cpu.dcache.warmup_cycle 127444032000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.writebacks 283281 # number of writebacks system.cpu.icache.ReadReq_accesses 217696209 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_avg_miss_latency 56000 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency 53000 # average ReadReq mshr miss latency @@ -105,8 +105,8 @@ system.cpu.icache.demand_mshr_misses 808 # nu system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.occ_%::0 0.325920 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 667.483560 # Average occupied blocks per context +system.cpu.icache.occ_%::0 0.325684 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::0 667.001102 # Average occupied blocks per context system.cpu.icache.overall_accesses 217696209 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency 56000 # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency 53000 # average overall mshr miss latency @@ -124,90 +124,91 @@ system.cpu.icache.overall_mshr_uncacheable_misses 0 system.cpu.icache.replacements 24 # number of replacements system.cpu.icache.sampled_refs 808 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 667.483560 # Cycle average of tags in use +system.cpu.icache.tagsinuse 667.001102 # Cycle average of tags in use system.cpu.icache.total_refs 217695401 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.l2cache.ReadExReq_accesses 106109 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 52000.292152 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 52000.299104 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 5517699000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses 106109 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 4244360000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses 106109 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_hits 2466 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_miss_latency 5389467000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_rate 0.976760 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_misses 103643 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency 4145720000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.976760 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses 103643 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadReq_accesses 1961528 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_avg_miss_latency 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 1872381 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 4635644000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.045448 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 89147 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 3565880000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.045448 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 89147 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_accesses 128765 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency 51991.115598 # average UpgradeReq miss latency +system.cpu.l2cache.ReadReq_hits 1898729 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 3265548000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.032015 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 62799 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 2511960000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.032015 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 62799 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_accesses 92625 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_avg_miss_latency 51994.385965 # average UpgradeReq miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 40000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 6694636000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 4815980000 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses 128765 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 5150600000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_misses 92625 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 3705000000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses 128765 # number of UpgradeReq MSHR misses -system.cpu.l2cache.Writeback_accesses 234826 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits 234826 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_mshr_misses 92625 # number of UpgradeReq MSHR misses +system.cpu.l2cache.Writeback_accesses 283281 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_hits 283281 # number of Writeback hits system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 13.775827 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 19.797170 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.demand_accesses 2067637 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 52000.158766 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency 52000.186251 # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_hits 1872381 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 10153343000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.094434 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 195256 # number of demand (read+write) misses +system.cpu.l2cache.demand_hits 1901195 # number of demand (read+write) hits +system.cpu.l2cache.demand_miss_latency 8655015000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.080499 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 166442 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 7810240000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.094434 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 195256 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 6657680000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.080499 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 166442 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.198864 # Average percentage of cache occupancy -system.cpu.l2cache.occ_%::1 0.350544 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 6516.387210 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 11486.611177 # Average occupied blocks per context +system.cpu.l2cache.occ_%::0 0.204822 # Average percentage of cache occupancy +system.cpu.l2cache.occ_%::1 0.350671 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 6711.601001 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 11490.800356 # Average occupied blocks per context system.cpu.l2cache.overall_accesses 2067637 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 52000.158766 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 52000.186251 # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency 40000 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 1872381 # number of overall hits -system.cpu.l2cache.overall_miss_latency 10153343000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.094434 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 195256 # number of overall misses +system.cpu.l2cache.overall_hits 1901195 # number of overall hits +system.cpu.l2cache.overall_miss_latency 8655015000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.080499 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 166442 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 7810240000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.094434 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 195256 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 6657680000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.080499 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 166442 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.replacements 109048 # number of replacements -system.cpu.l2cache.sampled_refs 132982 # Sample count of references to valid blocks. +system.cpu.l2cache.replacements 81066 # number of replacements +system.cpu.l2cache.sampled_refs 106133 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 18002.998387 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1831937 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 18202.401357 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2101133 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks 70890 # number of writebacks +system.cpu.l2cache.writebacks 48460 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 764154990 # number of cpu cycles simulated +system.cpu.numCycles 757759238 # number of cpu cycles simulated system.cpu.num_insts 269696010 # Number of instructions executed system.cpu.num_refs 122219139 # Number of memory references system.cpu.workload.PROG:num_syscalls 444 # Number of system calls |