diff options
author | Ali Saidi <Ali.Saidi@ARM.com> | 2010-08-25 19:10:42 -0500 |
---|---|---|
committer | Ali Saidi <Ali.Saidi@ARM.com> | 2010-08-25 19:10:42 -0500 |
commit | e6d3fe8a0c02e0692444399e63e6c5ce6c3abd17 (patch) | |
tree | c8cc90c2577733fa32cd6250a9488450f65d8335 /tests/long/10.mcf | |
parent | 4d8f4db8d135a23ceb5d54d3096e0598dd31e2fe (diff) | |
download | gem5-e6d3fe8a0c02e0692444399e63e6c5ce6c3abd17.tar.xz |
ARM: Update regression tests for ldr/str microcode changes.
Diffstat (limited to 'tests/long/10.mcf')
4 files changed, 22 insertions, 22 deletions
diff --git a/tests/long/10.mcf/ref/arm/linux/simple-atomic/simout b/tests/long/10.mcf/ref/arm/linux/simple-atomic/simout index c7a7ab51b..5eac260d8 100755 --- a/tests/long/10.mcf/ref/arm/linux/simple-atomic/simout +++ b/tests/long/10.mcf/ref/arm/linux/simple-atomic/simout @@ -5,9 +5,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Jul 25 2010 20:52:35 -M5 revision ffac9df60637 7512 default tip -M5 started Jul 26 2010 23:59:27 +M5 compiled Aug 24 2010 15:34:40 +M5 revision 1c687284910c 7619 default qtip round2.patch tip qbase +M5 started Aug 24 2010 15:38:49 M5 executing on zizzer command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-atomic -re tests/run.py build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-atomic Global frequency set at 1000000000000 ticks per second @@ -28,4 +28,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 54182628000 because target called exit() +Exiting @ tick 54215549000 because target called exit() diff --git a/tests/long/10.mcf/ref/arm/linux/simple-atomic/stats.txt b/tests/long/10.mcf/ref/arm/linux/simple-atomic/stats.txt index 80fc2bb27..9b74c87c9 100644 --- a/tests/long/10.mcf/ref/arm/linux/simple-atomic/stats.txt +++ b/tests/long/10.mcf/ref/arm/linux/simple-atomic/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 2639601 # Simulator instruction rate (inst/s) -host_mem_usage 330716 # Number of bytes of host memory used -host_seconds 34.53 # Real time elapsed on the host -host_tick_rate 1569281777 # Simulator tick rate (ticks/s) +host_inst_rate 2482902 # Simulator instruction rate (inst/s) +host_mem_usage 335796 # Number of bytes of host memory used +host_seconds 36.73 # Real time elapsed on the host +host_tick_rate 1475953499 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 91136893 # Number of instructions simulated -sim_seconds 0.054183 # Number of seconds simulated -sim_ticks 54182628000 # Number of ticks simulated +sim_insts 91202735 # Number of instructions simulated +sim_seconds 0.054216 # Number of seconds simulated +sim_ticks 54215549000 # Number of ticks simulated system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses @@ -28,8 +28,8 @@ system.cpu.itb.write_accesses 0 # DT system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 108365257 # number of cpu cycles simulated -system.cpu.num_insts 91136893 # Number of instructions executed +system.cpu.numCycles 108431099 # number of cpu cycles simulated +system.cpu.num_insts 91202735 # Number of instructions executed system.cpu.num_refs 27330336 # Number of memory references system.cpu.workload.PROG:num_syscalls 442 # Number of system calls diff --git a/tests/long/10.mcf/ref/arm/linux/simple-timing/simout b/tests/long/10.mcf/ref/arm/linux/simple-timing/simout index d65963e33..96976b990 100755 --- a/tests/long/10.mcf/ref/arm/linux/simple-timing/simout +++ b/tests/long/10.mcf/ref/arm/linux/simple-timing/simout @@ -5,9 +5,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Jul 25 2010 20:52:35 -M5 revision ffac9df60637 7512 default tip -M5 started Jul 26 2010 23:53:12 +M5 compiled Aug 24 2010 15:34:40 +M5 revision 1c687284910c 7619 default qtip round2.patch tip qbase +M5 started Aug 24 2010 15:38:31 M5 executing on zizzer command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-timing -re tests/run.py build/ARM_SE/tests/fast/long/10.mcf/arm/linux/simple-timing Global frequency set at 1000000000000 ticks per second diff --git a/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt index ae84c8f2c..4acab86d6 100644 --- a/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/10.mcf/ref/arm/linux/simple-timing/stats.txt @@ -1,11 +1,11 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1187634 # Simulator instruction rate (inst/s) -host_mem_usage 338364 # Number of bytes of host memory used -host_seconds 76.72 # Real time elapsed on the host -host_tick_rate 1983393949 # Simulator tick rate (ticks/s) +host_inst_rate 1413696 # Simulator instruction rate (inst/s) +host_mem_usage 343480 # Number of bytes of host memory used +host_seconds 64.50 # Real time elapsed on the host +host_tick_rate 2359219725 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 91110245 # Number of instructions simulated +sim_insts 91176087 # Number of instructions simulated sim_seconds 0.152158 # Number of seconds simulated sim_ticks 152158072000 # Number of ticks simulated system.cpu.dcache.ReadReq_accesses 22564820 # number of ReadReq accesses(hits+misses) @@ -226,7 +226,7 @@ system.cpu.l2cache.warmup_cycle 0 # Cy system.cpu.l2cache.writebacks 35 # number of writebacks system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.numCycles 304316144 # number of cpu cycles simulated -system.cpu.num_insts 91110245 # Number of instructions executed +system.cpu.num_insts 91176087 # Number of instructions executed system.cpu.num_refs 27330336 # Number of memory references system.cpu.workload.PROG:num_syscalls 442 # Number of system calls |